Chapter 1  Structure and Features
1. History of IGBT structure ................................................................. 1-2
2. Module structure ............................................................................ 1-4
3. Circuit configuration of IGBT module ........................................... 1-5
4. Overcurrent limiting feature ......................................................... 1-6
5. RoHS compliance ........................................................................ 1-6
6. Standards for Safety : UL Certification ......................................... 1-6

Chapter 2  Technical Terms and Characteristics
1. IGBT terms .................................................................................. 2-2
2. IGBT characteristics ...................................................................... 2-5

Chapter 3  IGBT Module Selection and Application
1. Selection of IGBT module ratings ................................................. 3-2
2. Static electricity countermeasures .................................................. 3-3
3. Designing protection circuits ......................................................... 3-3
4. Designing heat sinks ................................................................. 3-4
5. Designing drive circuits ............................................................ 3-4
6. Parallel connection ..................................................................... 3-4
7. Mounting notes ......................................................................... 3-4
8. Storage and transportation notes ................................................. 3-5
9. Reliability notes ........................................................................ 3-5
10. Additional points ..................................................................... 3-6

Chapter 4  Troubleshooting
1. Troubleshooting ......................................................................... 4-1
2. IGBT test procedures ............................................................... 4-7
3. Typical trouble and troubleshooting ........................................... 4-8

Chapter 5  Protection Circuit Design
1. Short circuit (overcurrent) protection ......................................... 5-2
2. Overvoltage protection .............................................................. 5-6

Chapter 6  Cooling Design
1. Power dissipation loss calculation .............................................. 6-2
2. Selecting heat sinks .................................................................... 6-7
3. Heat sink mounting precautions ................................................ 6-11

Chapter 7  Gate Drive circuit Design
1. IGBT drive conditions and main characteristics ....................... 7-2
2. Drive current .............................................................................. 7-5
3. Setting dead-time ................................................................. 7-7
4. Concrete examples of drive circuits ......................................... 7-9
5. Drive circuit setting and actual implementation ....................... 7-10

Chapter 8  Parallel Connections
1. Current imbalance at steady stat ............................................. 8-2
2. Current imbalance at switching ................................................ 8-6
3. Gate drive circuit ...................................................................... 8-7
4. Wiring example for parallel connections ................................ 8-7

Chapter 9  Evaluation and Measurement
1. Application scope ................................................................. 9-1
2. Evaluation and measurement methods ................................... 9-1
Chapter 10  EMC Design of IGBT Module
1. General information of EMC in Power Drive System ....................... 10-1
2. EMI design in Power Drive System ................................................. 10-4
3. EMI countermeasures in applying IGBT module ........................... 10-10

Chapter 11  Reliability of power module
1. Basis of the reliability ....................................................................... 11-2
2. Reliability test condition .................................................................... 11-3
3. Power cycle curve ............................................................................... 11-5
Chapter 1
Structure and Features

CONTENTS

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 History of IGBT structure</td>
<td>1-2</td>
</tr>
<tr>
<td>2 Module structure</td>
<td>1-4</td>
</tr>
<tr>
<td>3 Circuit configuration of IGBT module</td>
<td>1-5</td>
</tr>
<tr>
<td>4 Overcurrent limiting feature</td>
<td>1-6</td>
</tr>
<tr>
<td>5 RoHS compliance</td>
<td>1-6</td>
</tr>
<tr>
<td>6 Standards for Safety : UL Certification</td>
<td>1-6</td>
</tr>
</tbody>
</table>

PREFACE

The insulated gate bipolar transistors (IGBTs), applied to devices such as variable-speed motor drives and uninterruptible power supplies for computers, are developing rapidly in response to the increasing demand for energy saving, weight saving, and downsizing of devices in recent years. The IGBT is a switching device designed to have the high-speed switching performance and gate voltage control of a power MOSFET as well as the high-voltage / large-current handling capacity of a bipolar transistor.
1 History of IGBT structure

The p+ layer is added to the drain side of power MOSFET to produce the (n-channel) IGBT, in which n-channel is formed when the positive voltage is applied to the gate. In this element, lower resistance can be obtained at high current by using conductivity modulation of the base layer.

The IGBT structure can be divided roughly into the surface gate structure and the bulk structure that constitutes the base layer. There are two types of surface gate structures. One is the planar gate structure, in which the gates are formed on the wafer surface, namely the chip surface. The other is the trench gate structure, in which the trenches are made to form the gates in the wafer. On the other hand, the bulk structure can be divided roughly into the punch-through type, in which the depletion layer contacts the collector side at turn-off, and the non-punch-through type, in which it does not contact the collector side.

The comparison of the n-channel IGBTs is shown in Fig. 1-1.

Fuji Electric has supplied IGBTs to the market since it commercialized them in 1988. The planar-gate punch-through IGBT was the mainstream IGBT at that time. The punch-through IGBT used the epitaxial wafer and the carriers were high-injected from the collector side to obtain the low on-state voltage. At the same time, the lifetime control technology was used because the carriers, which were high-injected into the n-base layer, had to be removed quickly at turn off. The low on-state voltage and the low turnoff switching loss (Eoff) were materialized in this way.

However, when the lifetime control technology was used, the improvement of characteristics was limited because the high-injected carriers were suppressed by this technology. In addition, when the lifetime control technology was used, the on-state voltage characteristics varied and so the IGBTs at that time could not meet the increasing demand for large capacity by using them in parallel.

The non-punch-through IGBT was developed to solve these problems. In this IGBT, the injection efficiency of carriers was suppressed by controlling the impurity concentration in the collector (p+ layer) and the transport efficiency was increased by making the n-base layer thinner. The non-punch-through IGBT used the float zone (FZ) wafer instead of the epitaxial wafer and so had the advantage that it was less affected by crystal defect. On the other hand, it was necessary to have high transport efficiency and have the n-base layer thinner, namely make the chip thickness smaller, in order to have low on-stage voltage. Fuji Electric has developed new technologies for production of thinner wafers and improved the characteristics.

It is necessary to produce and IGBT, which has thinner chip, in order to further improve the characteristics. However, the thickness of the n-base layer constitutes most of the chip thickness, and if its thickness is made smaller, the specified voltage cannot be kept.

The field stop (FS) structure solved this problem for improvement of the characteristics. In the FS structure, the high concentration FS layer is provided in the n-base layer, enabling improvement of the characteristics.

Fuji Electric has also advanced the miniaturization of surface structure that is imperative to improve the characteristics of IGBT. The IGBT element consists of many arranged structures called cells. The more the IGBT cells are provided, the lower the on-state voltage will be. Therefore, the surface structure has changed from the planar structure, in which the IGBT cells are made planarly on the wafer surface, to the trench structure, in which the trenches are formed on the silicon surface and the gate structure is formed three-dimensionally.

As shown, Fuji Electric has improved the characteristics by applying various technologies to the bulk structure and the surface structure.
Chapter 1  Structure and Features

(a) Punch Through type  (b) Non Punch Through type  (c) Field Stop type

Fig. 1-1  Structure comparison of IGBTs
Module structures

Fig.1-2 and Fig.1-3 show typical IGBT module structures. The module integrated with a terminal block shown in Fig.1-2 has a case and external electrode terminals molded into a single unit to reduce the number of parts required and cut the internal wiring inductance. In addition, the use of a direct copper bonding (DCB) substrate makes for a high-reliability product that combines low thermal resistance and high transverse breaking strength.

The wire terminal connection structure module shown in Fig.1-3 has main terminals bonded to the DCB substrate by wire, rather than by soldering, to simplify and downsize the package structure. This results in cuts in both thickness and weight, and fewer assembly person-hours.

Other design considerations implemented include an optimal IGBT and FWD chip layout to assure efficient heat distribution and the equal arrangement of IGBT devices in the upper and lower arms to equalize turn-on transient current balances and thus prevent increases in turn-on loss.
3 Circuit configuration of IGBT module

Table 1-1 shows typical circuit configuration of IGBT modules. IGBT modules are configurationally grouped into four types: 1 in 1, 2 in 1, 6 in 1, and PIM (7 in 1). A circuit configuration is prescribed for each of these types. A summary description of the features of each type is also included in the figure to aid you in your device selection.

<table>
<thead>
<tr>
<th>Type</th>
<th>Example of IGBT module</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 in 1</td>
<td><img src="image1.png" alt="Image" /></td>
<td>Each product contains one IGBT chip and one FWD chip. Products having a high current rating are often connected in parallel in large capacity applications.</td>
</tr>
<tr>
<td>2 in 1</td>
<td><img src="image2.png" alt="Image" /></td>
<td>Each product contains two IGBT chips and two FWD chips. Three units are generally used in a set to make up a PWM inverter. Otherwise, products having a high current rating are often connected in parallel.</td>
</tr>
<tr>
<td>6 in 1</td>
<td><img src="image3.png" alt="Image" /></td>
<td>Each product contains six IGBT chips and six FWD chips. Some variations contain a NTC. One unit is generally used alone to make up a PWM inverter.</td>
</tr>
<tr>
<td>PIM (7 in 1)</td>
<td><img src="image4.png" alt="Image" /></td>
<td>7 in 1 contains seven IGBT chips and seven FWD chips in the inverter and brake section. PIM includes a converter section in addition to 7 in 1. Some variations contain a NTC or a thyristor used for an electrolytic capacitor charging circuit.</td>
</tr>
</tbody>
</table>
4 Overcurrent limiting feature

During operation, a load short-circuit or similar problem may cause an overcurrent in the IGBT. If the overcurrent is allowed to continue, the device may quickly overheat and be destroyed. The time span from the beginning of an overcurrent to the destruction of the device, is generally called the "short-circuit withstand capability time". In addition, short-circuit withstand capability time become longer in condition with lower short-circuit current and/or lower power supply voltage.

The IGBT module has the ability limited to several times the devices current rating. In the event of a short circuit, the overcurrent is limited, giving the device a high short-circuit withstand capability.

5 RoHS compliance

The Restriction of the Use of Certain Hazardous Substances in Electrical and Electronic Equipment (RoHS) was enacted by the EU on July 1, 2006 to restrict the use of certain hazardous substances in electrical and electronic equipment. The use of the following six substances are restricted: Pb (lead), Cd (cadmium), Cr6+ (hexavalent chrome), Hg (mercury), PBB (polybrominated biphenyl), and PBDE (polybrominated diphenyl ether). Products containing any of these hazardous substances cannot be sold in the EU.

In the IGBT module, lead (Pb) used to be contained in the solder used to connect between the respective chips and the DCB and between the base and the DCB. However, currently Fuji Electric uses the lead-free solder in compliance with RoHS.

6 Standards for Safety: UL Certification

In the areas such as North America where the UL standards are enacted, UL approval must be obtained for any part used for devices used in such areas.

In this connection, the UL approval (UL1557) is granted to the IGBT module of Fuji Electric. The approved models can be checked in following website:

http://database.ul.com/cgi-bin/XYV/template/LISEXT/1FRAME/index.htm

When “e82988” is input into the UL file number on this website for search, a list of UL-approved is displayed.
Chapter 2

Technical Terms and Characteristics

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 IGBT terms</td>
<td>2-2</td>
</tr>
<tr>
<td>2 IGBT characteristics</td>
<td>2-5</td>
</tr>
</tbody>
</table>

This section explains relevant technical terms and characteristics of IGBT modules.
Chapter 2  Technical terms and characteristics

1 IGBT terms

Table 2-1  Maximum ratings

<table>
<thead>
<tr>
<th>Term</th>
<th>Symbol</th>
<th>Definition explanation (See specifications for test conditions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Collector-emitter voltage</td>
<td>$V_{CES}$</td>
<td>Maximum collector-emitter voltage with gate-emitter shorted</td>
</tr>
<tr>
<td>Gate-emitter voltage</td>
<td>$V_{GES}$</td>
<td>Maximum gate-emitter voltage with collector-emitter shorted</td>
</tr>
<tr>
<td>Collector current</td>
<td>$I_{C}$</td>
<td>Maximum DC collector current</td>
</tr>
<tr>
<td></td>
<td>$I_{C \text{ pulse}}$</td>
<td>Maximum pulse collector current</td>
</tr>
<tr>
<td></td>
<td>$-I_{C}$</td>
<td>Maximum forward DC current of internal diode</td>
</tr>
<tr>
<td></td>
<td>$-I_{C \text{ pulse}}$</td>
<td>Maximum forward pulse current of internal diode</td>
</tr>
<tr>
<td>Maximum power dissipation</td>
<td>$P_{C}$</td>
<td>Maximum power dissipation per element</td>
</tr>
<tr>
<td>Junction temperature</td>
<td>$T_{J}$</td>
<td>Maximum chip temperature, at which normal operation is possible. You must not exceed this temperature in the worst condition.</td>
</tr>
<tr>
<td>Operation junction temperature</td>
<td>$T_{J(\text{op})}$</td>
<td>Chip temperature during continuous operation</td>
</tr>
<tr>
<td>Case temperature</td>
<td>$T_{C}$</td>
<td>Case temperature during continuous operation. Especially base plate temperature is defined.</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>$T_{stg}$</td>
<td>Temperature range for storage or transportation, when there is no electrical load on the terminals</td>
</tr>
<tr>
<td>FWD $I^t$</td>
<td>$I^t$</td>
<td>Value of joule energy (value of integration of overcurrent) that can be allowed within the range which device does not destroy. The overcurrent is defined by a line frequency sine half wave (50, 60Hz) and one cycle.</td>
</tr>
<tr>
<td>FWD surge current</td>
<td>$I_{FSM}$</td>
<td>The maximum value of overcurrent that can be allowed in which the device is not destroyed. The overcurrent is defined by a line frequency sine half wave (50, 60Hz).</td>
</tr>
<tr>
<td>Isolation voltage</td>
<td>$V_{iso}$</td>
<td>Maximum effective value of the sine-wave voltage between the terminals and the heat sink, when all terminals are shorted simultaneously</td>
</tr>
<tr>
<td>Screw torque</td>
<td>Mounting</td>
<td>Maximum and recommended torque when mounting an IGBT on a heat sink with the specified screws</td>
</tr>
<tr>
<td></td>
<td>Terminal</td>
<td>Maximum and recommended torque when connecting externals wires to the terminals with the specified screws</td>
</tr>
</tbody>
</table>

Caution: The maximum ratings must not be exceeded under any circumstances.
### Table 2-2  Electrical characteristics

<table>
<thead>
<tr>
<th>Term</th>
<th>Symbol</th>
<th>Definition explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Static characteristics</strong></td>
<td></td>
<td>(See specifications for test conditions)</td>
</tr>
<tr>
<td>Zero gate voltage collector</td>
<td>$I_{CES}$</td>
<td>Collector current when a specific voltage is applied between the collector and emitter with the gate and emitter shorted</td>
</tr>
<tr>
<td>current</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gate-emitter leakage current</td>
<td>$I_{GES}$</td>
<td>Gate current when a specific voltage is applied between the gate and emitter with the collector and emitter shorted</td>
</tr>
<tr>
<td>Gate-emitter threshold voltage</td>
<td>$V_{GE(th)}$</td>
<td>Gate-emitter voltage at a specified collector current and collector-emitter voltage</td>
</tr>
<tr>
<td>Collector-emitter saturation</td>
<td>$V_{CE(sat)}$</td>
<td>Collector-emitter voltage at a specified collector current and collector-emitter voltage</td>
</tr>
<tr>
<td>voltage</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input capacitance</td>
<td>$C_{res}$</td>
<td>Gate-emitter capacitance, when a specified voltage is applied between the gate and emitter as well as between the collector and emitter, with the collector and emitter shorted in AC</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>$C_{oes}$</td>
<td>Gate-emitter capacitance, when a specified voltage is applied between the gate and emitter as well as between the collector and emitter, with the collector and emitter shorted in AC</td>
</tr>
<tr>
<td>Reverse transfer capacitance</td>
<td>$C_{res}$</td>
<td>Collector-gate capacitance, when a specified voltage is applied between the gate and emitter, while the emitter is grounded</td>
</tr>
<tr>
<td>Diode forward on voltage</td>
<td>$V_F$</td>
<td>Forward voltage when the specified forward current is applied to the internal diode</td>
</tr>
<tr>
<td><strong>Dynamic characteristics</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Turn-on time</td>
<td>$t_{on}$</td>
<td>The time between when the gate-emitter voltage rises from 0V at IGBT turn-on and when the collector-emitter voltage drops to 10% of the maximum value</td>
</tr>
<tr>
<td>Rise time</td>
<td>$t_r$</td>
<td>The time between when the collector current rises to 10% of the maximum value at IGBT turn-on and when collector-emitter voltage drops to 10% of the maximum value</td>
</tr>
<tr>
<td>$t_{r(i)}$</td>
<td></td>
<td>The time between when the collector current rises to 10% and when the collector current rises to 90% of the maximum value at IGBT turn-on</td>
</tr>
<tr>
<td>Turn-off time</td>
<td>$t_{off}$</td>
<td>The time between when the gate-emitter voltage drops to 90% of the maximum value at IGBT turn-off and when the collector current drops to 10% of the maximum value</td>
</tr>
<tr>
<td>Fall time</td>
<td>$t_f$</td>
<td>Time required for collector current to drop from 90% to 10% maximum value</td>
</tr>
<tr>
<td>Reverse recovery time</td>
<td>$t_{rr}$</td>
<td>Time required for reverse recovery current in the internal diode to decay</td>
</tr>
<tr>
<td>Reverse recovery current</td>
<td>$I_{rr}$</td>
<td>Peak reverse current during reverse recovery</td>
</tr>
<tr>
<td>Reverse bias safe operating area</td>
<td>RBSOA</td>
<td>Current and voltage area when IGBT can be turned off under specified conditions</td>
</tr>
<tr>
<td>Gate resistance</td>
<td>$R_G$</td>
<td>Gate series resistance (See switching time test conditions for standard values)</td>
</tr>
<tr>
<td>Gate charge capacity</td>
<td>$Q_g$</td>
<td>Gate charge to turn on IGBT</td>
</tr>
</tbody>
</table>
### Table 2-3  Thermal resistance characteristics

<table>
<thead>
<tr>
<th>Term</th>
<th>Symbol</th>
<th>Definition explanation (See specifications for test conditions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermal resistance</td>
<td>$R_{th(j-c)}$</td>
<td>Thermal resistance between the IGBT case and the chip or internal diode</td>
</tr>
<tr>
<td></td>
<td>$R_{th(c-f)}$</td>
<td>Thermal resistance between the case and the heat sink, when the IGBT is mounted on a heat sink using the specified torque and thermal compound</td>
</tr>
<tr>
<td>Case temperature</td>
<td>$T_c$</td>
<td>IGBT case temperature</td>
</tr>
</tbody>
</table>

### Table 2-1  Thermistor characteristics

<table>
<thead>
<tr>
<th>Term</th>
<th>Symbol</th>
<th>Definition explanation (See specifications for test conditions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thermistor resistance</td>
<td>Resistance</td>
<td>Thermistor resistance at the specified temperature</td>
</tr>
<tr>
<td>B value</td>
<td>B</td>
<td>Temperature coefficient of the resistance</td>
</tr>
</tbody>
</table>
Chapter 2  Technical terms and characteristics

2 IGBT characteristics

This section illustrates the characteristics of the new 6th-generation IGBT modules, using the V series 6MBI100VB-120-50 (1200V, 100A) as an example.

2.1 Static characteristics

While the IGBT is on, the collector-emitter voltage ($V_{CE}$) changes in accordance with the collector current ($I_C$), gate voltage ($V_{GE}$), and temperature ($T_j$). The $V_{CE}$ represents a collector-emitter voltage drop in the ON state, and is used to calculate the power dissipation loss of the IGBT. The smaller the $V_{CE}$ value, the lower the power dissipation loss. Therefore, it is necessary to design the IGBT to have the smallest $V_{CE}$ value possible.

The dependence of $V_{CE}$-$V_{GE}$ on $I_C$ is shown on the graph in Fig. 2-1 ($T_j=25^\circ C$), and Fig. 2-2 ($T_j=150^\circ C$). $V_{CE}$ increases in direct proportion to the collector current and inversely proportional to the $V_{GE}$ value. Note that when the $I_C$ value is small, as $T_j$ increases $V_{CE}$ decreases, and when the $I_C$ value is large, as $T_j$ increases $V_{CE}$ increases. Keep this in mind when determining operating conditions.

It is generally recommended to keep $V_{GE}$ at 15V, and the collector current at the rateed $I_C$ current or lower.

Fig. 2-3 shows the standard of $V_{GE}$ in the limit that loss of $V_{CE}$ increases rapidly in the graph where the data of Fig. 2-1 was replaced with the $I_C$ dependency of the $V_{CE}$ - $V_{GE}$ characteristics.

![Collector current vs. Collector-Emitter voltage (typ.)](image)

**Fig. 2-1  $V_{CE(sat)}$ - $I_C$ Characteristics ($T_j=25^\circ C$)**

![Collector-Emitter voltage vs. Gate-Emitter voltage (typ.)](image)

**Fig. 2-3  VCE - VGE characteristics ($T_j=25^\circ C$)**

![Collector current vs. Collector-Emitter voltage (typ.)](image)

**Fig. 2-2  $V_{CE(sat)}$ - $I_C$ characteristics ($T_j=150^\circ C$)**
2.2 Switching characteristics

As the IGBT is generally used for switching, it is important to fully understand the turn-on and turn-off switching characteristics in order to determine "switching loss" (power dissipation loss at switching). It is also important to remember that these characteristics are affected by various parameters when determining operating conditions.

The circuit shown in Fig.2-4 is used to measure the four parameters of switching time, \( t_r \), \( t_{on} \), \( t_r \) and \( t_{off} \) as shown in Fig.2-5.

![Fig. 2-4  Switching characteristics measuring circuit.](image)

![Fig. 2-5  Definition of switching time](image)
The relationship between switching time and collector current is shown in Fig.2-6 (Tj = 125°C) and Fig. 2-7 (Tj =150°C). At greater collector currents or higher Tj, the switching time increases causing higher losses. The effect of gate resistance (Rg) vs. switching time can be seen in Fig.2-8. When the IGBT is installed in an inverter circuit or other equipment, should the switching time (especially t\text{off}) become too long, it may exceed the dead time of the upper and lower transistors, thereby causing a short-circuit. It is also important to be aware that if the switching time (t\text{i}) is too short, the transient current change rate (di/dt) will increase and then the circuit inductance may cause a high turn-off spike voltage (L di/dt). This spike voltage will be added to the applied voltage. In this case, destruction may be caused by overvoltage out of RBSOA.

Switching loss (Eon, Eoff, Err) occurs every time an IGBT is turned on or off, therefore it is important to minimize this loss as much as possible. As can be seen in Fig.2-9, the greater the collector current or the higher the Tj, the greater the switching loss will be. In the same way, switching losses depend on gate resistance Rg as shown in Fig.2-10.

Like these, IGBT characteristics are varied by collector current, Tj or Rg. Therefore, you should design your equipments in consideration with the above-mentioned characteristics.

Switching time vs. Collector current (typ.)

Fig. 2-6 Switching time - Ic characteristics (Tj=125°C).

Switching time vs. gate resistance (typ.)

Fig. 2-7 Switching time - Ic characteristics (Tj=150°C).

Fig. 2-8 Switching time - Rg characteristics (Tj=125°C).
Switching loss vs. Collector current (typ.)
$V_{cc}=600V, \ V_{GE}=\pm 15V, \ R_g=1.6\Omega$

Switching loss vs. gate resistance (typ.)
$V_{cc}=600V, \ I_c=100A, \ V_{GE}=\pm 15V$

**Fig. 2-9** Switching loss - $I_c$ characteristics

**Fig. 2-10** Switching loss - $R_g$ characteristics
2.3 Capacitance characteristics

The gate charge capacity \( (Q_g) \) characteristics, with the main circuit supply voltage \( (V_{CC}) \) as a parameter, are shown in Fig.2-11. Here can be seen how the collector-emitter voltage \( (V_{CE}) \) and gate-emitter voltage \( (V_{GE}) \) fluctuates when the gate charge charges. Since the gate charge capacity indicates the size of the charge required to drive an IGBT, it can be used to determine the power-supply capacity of the drive circuit.

Fig.2-12 shows the capacitance of each of the IGBT’s junctions: gate-emitter input capacitance \( (C_{ies}) \), collector-emitter output capacitance \( (C_{oes}) \) and collector-gate reverse transfer capacitance \( (C_{res}) \).

Use these characteristics along with \( Q_g \) to design your drive circuits.

![Fig.2-11 V_{CE}, V_{GE} - Q_g characteristics](image)

![Fig.2-12 Cies, Coes, Cres - VCE characteristic](image)

![Fig.2-13 Junction capacitance.](image)
2.4 Reverse biased safe operating areas

When turned off, the IGBT has a safe operating area defined by $V_{CE}$ and $I_{C}$ called the “reverse bias safe operating area” or RBSOA. This area is shown by the solid line in Fig.2-14.

It is important to design a snubber circuit that will keep $V_{CC}$ and $I_{C}$ within the limits of RBSOA when the IGBT is turned off.

Even in the case of a short-circuit (non-repetitive), an IGBT still has a safe operating area defined by $V_{CE}$ an $I_{C}$ called the “short circuit safe operating area” or SCSOA. SCSOA is various for each IGBT series. Refer to the technical data in details.

2.5 Internal diode (FWD) characteristics

The IGBT module has a high-speed diode (Free Wheel Diode / FWD) connected in anti-parallel with the IGBT for operating with reverse polarity. This FWD has the $V_{F}$-$I_{F}$ characteristic shown in Fig.2-15, the reverse recovery characteristic ($t_{rr}$, $I_{rr}$) shown in Fig.2-16, and the switching power loss characteristic ($E_{rr}$) at reverse recovery shown in Fig.2-9 and Fig.2-10.

Use these characteristics to calculate the power loss in the FWD as well as the IGBT, but remember that the FWD characteristics vary in accordance with the collector current and temperature.
2.6 Transient thermal resistance characteristics

The transient thermal resistance characteristics, used to calculate the temperature rise of a module and to design a heat sink, are shown in Fig. 2-17.

The characteristics in the figure vary according to each individual IGBT and FWD.

Fig. 2-17 Transient thermal resistance.
This section explains relevant IGBT module selection and application.
1 Selection of IGBT module ratings

When using IGBT modules, it is important to select modules which having the voltage and current ratings most suited for the intended application.

1.1 Voltage rating

An IGBT must have a voltage rating that is suitable for dealing with the input voltage of the unit in which it will be installed. Table 3-1 lists IGBT voltage ratings and applicable input voltages. Use this table as a reference when selecting modules for a particular voltage application.

<table>
<thead>
<tr>
<th>Area</th>
<th>IGBT rated voltage $V_{CES}$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>600V</td>
</tr>
<tr>
<td>Japan</td>
<td>200V</td>
</tr>
<tr>
<td>South Korea</td>
<td>200V, 220V</td>
</tr>
<tr>
<td>China</td>
<td>220V</td>
</tr>
<tr>
<td>U.S.A</td>
<td>120V, 208V, 240V</td>
</tr>
<tr>
<td>Canada</td>
<td>120V, 208V, 240V</td>
</tr>
<tr>
<td>U.K</td>
<td>230V</td>
</tr>
<tr>
<td>France</td>
<td>230V</td>
</tr>
<tr>
<td>Germany</td>
<td>230V</td>
</tr>
<tr>
<td>Russia</td>
<td>220V</td>
</tr>
</tbody>
</table>

690V (High voltage supply for Industry, wind-power generation etc.)

1.2 Current rating

When the IGBT module’s collector current increases, consequently so will the $V_{CE(sat)}$ and the power dissipation losses.

Simultaneously, there will be an increase in the switching loss, resulting in an increase in the modules temperature.

It is necessary to control the collector current in order to keep the junction temperature well below maximum junction temperature ($T_j$), despite the heat generated by static loss and switching loss. When designing a circuit, be careful of the fact that as the switching frequency increases, so will the switching loss and the amount of heat generated. It is recommended to keep the collector current at or below the maximum rating for the reasons stated above. This also provides a more economical design.
2 Static electricity countermeasures

The $V_{GE}$ of an IGBT is rated ± 20V. If an IGBT is subjected to a $V_{GES}$ that exceeds this rated value, then there is a danger that the module might be destroyed. Therefore, ensure that the voltage between the gate and emitter is never greater than the maximum allowable value.

When an IGBT is installed and voltage is applied between the collector and emitter while the gate emitter connection is open as shown in Fig. 3-1, depending on changes in the electric potential of the collector, the current ($i$) will flow, causing the gate’s voltage to rise turning the IGBT on.

Under these circumstance, since the voltage potential between the collector and emitter is high, the IGBT could overheat and be destroyed.

On an installed IGBT, if the gate circuit is faulty or completely inoperative (while the gate is open), the IGBT may be destroyed when a voltage is applied to the main circuit. In order to prevent this destruction, it is recommended that a 10KΩ resistor ($R_{GE}$) be connected between the gate and the emitter.

Furthermore, since IGBT modules have a MOS structure that is easily destroyed by static electricity, observe the following points of caution.

1) When handling IGBT modules after unpacking, discharge any static electricity from your body or clothes by grounding through a high capacity resistor (1MΩ) i.e. ESD grounding strap. Then, any handling of IGBTs should be done while standing on a grounded mat.

2) IGBT modules does not have anti-static electricity treatment after unpacking. Hold them by the module case and do not touch the terminals directly (especially control terminals)

3) When soldering to terminals, in order to protect the module from static electricity, ground the soldering iron through a low capacity resistor.

3 Designing protection circuits

Since IGBT modules may be destroyed by overcurrent, overvoltage or other abnormality, it is necessary to design protection circuits.

It is important when designing this circuits that module’s characteristics are fully taken into consideration, since an inappropriate circuit will allow the module to be destroyed. For example, the overcurrent cut-off time may be too long or the capacitance of the snubber circuit's capacitor may be too small.

For more details on overcurrent and overvoltage protection methods, refer to chapter 5 of this manual.
4 Designing heat sinks

As the maximum allowable junction temperature \( T_{j(max)} \) of an IGBT modules is fixed, an appropriate heat sink must be selected to keep them at or below these values.

When designing appropriate cooling, first calculate the loss of a single IGBT module, then based on that loss, select a heat sink that will keep junction temperature \( (T_j) \) within the required limits.

If the IGBT module is not sufficiently cooled, the temperature may exceed \( T_{j(max)} \) during operation and destroy the module. For more information on IGBT power loss calculation and heat sink selection methods, refer to chapter 6 of this manual.

5 Designing drive circuits

It cannot be emphasized enough, that it is the design of the drive circuit that ultimately determines the performance of an IGBT. It is important that drive circuit design is also closely linked to protection circuit design.

Drive circuits consists of a forward bias voltage section to turn the IGBT on, and a reverse bias voltage section to accelerate and maintain turn-off. Remember that the characteristics of the IGBT change in accordance with the conditions of the circuit. Also, if the circuit is wired improperly, it may cause the module to malfunction. For more information on how to design the best drive circuits, refer to Chapter 7 of this manual.

6 Parallel connection

In high capacity inverters and other equipment that needs to control large currents, it may be necessary to connect IGBT modules in parallel.

When connected in parallel, it is important that the circuit design allows for an equal flow of current to each of the modules. If the current is not balanced among the IGBTs, a higher current may build up in just one device and destroy it.

The electrical characteristics of the module as well as the wiring design, change the balance of the current between parallel connected IGBTs. In order to help maintain current balance it may be necessary to match the \( V_{CE(sat)} \) values of all devices.

For more detailed information on parallel connections, refer to Chapter 8 of this manual.

7 Mounting notes

When mounting IGBT modules in designated equipment, note the following:

1. When mounting an IGBT module on a heat sink, first apply a thermal compound to the module’s base and then secure it properly to the heat sink by tightening the specified screws using the recommended torque. Use a heat sink with a mounting surface finished to a roughness of 10\( \mu m \) or less and a flatness of 50\( \mu m \) or less between screw mounting pitches. For more details, refer to Chapter 6 of this manual.

2. Avoid wiring designs that places too much mechanical stress on the module’s electrical terminals.
Storage and transportation notes

8.1 Storage
1) The IGBT modules should be stored at an ambient temperature of 5 to 35°C and humidity of 45 – 75%. If the storage area is very dry, a humidifier may be required. In such a case, use only deionized water or boiled water, since the chlorine in tap water may corrode the module terminals.
2) Avoid exposure to corrosive gases and dust.
3) Rapid temperature changes may cause condensation on the module surface. Therefore, store modules in a place with minimal temperature changes.
4) During storage, it is important that nothing be placed on top of the modules, since this may cause excessive external force on the case.
5) Store modules with unprocessed terminals. Corrosion may form causing presoldered connections to have high contact resistance or potential solder problems in later processing.
6) Use only antistatic containers for storing IGBT modules in order to prevent ESD damage.

8.2 Transportation
1) Do not drop or jar modules which could otherwise cause mechanical stress.
2) When transporting several modules in the same box or container, provide sufficient ESD padding between IGBTs to protect the terminals and to keep the modules from shifting.

Reliability notes

Generally, when the power converters such as inverters are driven, the temperature rises and falls repeatedly in the IGBT module built into them. Accordingly, the IGBT module is exposed to the heat stress caused by this heat change and so its life span depends on the operating conditions. Therefore, the design life of the IGBT module must be longer than that of the power converters.

In most cases, the temperature change of the IGBT module is checked and the life design is performed based on the power cycle capability. If the life design is not good enough, the life span of the IGBT module may become shorter than the required life span and the module may not have sufficient reliability. Therefore, it is important to design the IGBT module so that it meets the required reliability.

For more detailed information on reliability notes, refer to Chapter 11 of this manual.
### Additional points

1) Measure the gate drive voltage ($V_{GE}$) at the terminals of the module to verify that a predetermined voltage is being applied. (Measurement at the end of the drive circuit will lead to a voltage that is unaffected by the voltage drops across the transistors and other components used at the end of the drive circuit. Consequently, if the predetermined voltage ($V_{GE}$) is not being applied to the IGBT gate, this lower ($V_{GE}$) voltage could pass unnoticed, leading to device destruction.

2) Measure the surge and other voltages appearing during turn-on and turn-off at the module terminals. If measured terminals are defined on the specification, measure the voltages at defined terminals.

3) Use the product within the tolerances of the absolute maximum ratings (voltage, current, temperature etc). Particularly, if a voltage higher than $V_{CES}$ is applied to the module, an avalanche could occur, resulting in device destruction.

4) As a precaution against the possible accidental destruction of the device, insert a fuse or breaker of the appropriate rating between the commercial power source and the semiconductor device.

5) Before using the IGBT, acquire a full understanding of its operating environment to verify that its reliability life can be met. If the product is used past its reliability life, the device could be destroyed before the intended useful life of the equipment expires.

6) Use this IGBT within its power-cycle life capability. Power cycle capability is classified to delta-Tj mode, which is stated as above, and delta-Tc mode. Delta-Tc mode is due to rise and down of case temperature ($T_c$), and depends on cooling design of equipment, which use this product. In application, which has such frequent rise and down of $T_c$, well consideration of product lifetime is necessary.

7) Avoid using the product in locations where corrosive gases are present. The warranty covering the functionality, appearance and other aspects of the product will be voided if it is used in environments where acids, organic substances or corrosive gases (such as hydrogen sulfide and sulfur dioxide) are present.

8) Do not allow the primary and control terminals of the product IGBT to be deformed by stress. A deformed terminal could cause a defective contact or other fault.

9) Select the correct terminal screws for the module according to the outline drawing. Using longer screws could damage the device.

10) If only a FWD is used and an IGBT is not used (as in a chopper circuit application), apply a reverse bias voltage of -5V or higher (-15V recommended, -20V maximum) between G and E of the IGBT out of service. An insufficient reverse bias voltage could cause the IGBT to fire falsely due to $dV/dt$ during reverse recovery of the FWD, resulting in device destruction.

11) A high turn-on voltage ($dv/dt$) could cause the IGBT in the opposing arm to turn on falsely. Use the product under optimal gate drive conditions (such as $+V_{GE}$, $-V_{GE}$, and $R_G$, $C_{GE}$) to prevent false turn-on.
12) Do not apply excessive stress to the primary and control terminals of the product when installing it in equipment. The terminal structure could be damaged.

13) Use this product with keeping the cooling fin's flatness between screw holes within 50um at 100mm and the roughness within 10um. Also keep the tightening torque within the limits of this specification. Too large convex of cooling fin may cause isolation breakdown and this may lead to a critical accident. On the other hand, too large concave of cooling fin makes gap between this product and the fin bigger, then, thermal conductivity will be worse and over heat destruction may occur.

14) If excessive static electricity is applied to the control terminals, the devices may be broken. Implement some countermeasures against static electricity.

15) In case of mounting this product on cooling fin, use thermal compound to secure thermal conductivity. If the thermal compound amount was not enough or its applying method was not suitable, its spreading will not be enough, then, thermal conductivity will be worse and thermal run away destruction may occur. Confirm spreading state of the thermal compound when its applying to this product. (Spreading state of the thermal compound can be confirmed by removing this product after mounting.)

16) Gate resistance $R_G$, by which switching losses is minimized, is drawn on the specification. However, optimum $R_G$ is varied for the circuit setup and/or system environment. So, Gate resistance $R_G$ should be selected so as to keep the contents on the specification in consideration of switching losses, EMC/EMI, spike voltage, spike current and unexpected oscillation and so on.

17) More details of cautions and warnings are referred to each specification and keep them because in this section, only some of important notifications are described.
Chapter 4

Troubleshooting

This section explains IGBT troubleshooting and failure analysis.

1 Troubleshooting

Incorrect wiring or mounting of an IGBT in an inverter circuit could cause module destruction. Because a module could be destroyed in many different ways, once the failure has occurred, it is important to first determine the cause of the problem, and then to take the necessary corrective action. Table 4-1, illustrates how to determine a module’s failure modes as well as the original causes of the trouble by observing irregularities outside of the device. First of all, compare the device estimated failure mode to the table when an IGBT is destroyed. Fig.4-1(a-f) was prepared as a detailed guide (analysis chart), and should be used to help investigate the destruction when you cannot determine the cause by using Table 4-1. Typical failure modes and troubleshooting are described in section 4-3 and can be used to assist in finding the cause.
## Table 4-1  Causes of device failure modes

<table>
<thead>
<tr>
<th>External abnormalities</th>
<th>Cause</th>
<th>Device failure mode</th>
<th>Further checkpoints</th>
</tr>
</thead>
<tbody>
<tr>
<td>Short circuit</td>
<td>Arm short circuit</td>
<td></td>
<td>Confirm waveform (locus) and device ruggedness match during an arm short circuit.</td>
</tr>
<tr>
<td></td>
<td>Short circuit destruction of one element</td>
<td>Outside SC SOA</td>
<td></td>
</tr>
<tr>
<td>Series arm short circuit</td>
<td>Gate or logic Circuit malfunction</td>
<td>Outside SC SOA</td>
<td>Check for circuit malfunction. Apply the above.</td>
</tr>
<tr>
<td></td>
<td>dv/dt</td>
<td>Overheating</td>
<td>Check for accidental turn-on caused by dv/dt.</td>
</tr>
<tr>
<td></td>
<td>Dead time too short</td>
<td>Overheating</td>
<td>Check that elements t\textsubscript{on} and deadtime match.</td>
</tr>
<tr>
<td>Output short circuit</td>
<td>Miswiring, abnormal wire contact, or load short circuit</td>
<td>Outside SC SOA</td>
<td>Check conditions at time of failure.</td>
</tr>
<tr>
<td>Ground short</td>
<td>Miswiring, abnormal wire contact</td>
<td>Outside SC SOA</td>
<td>Check that device ruggedness and protection circuit match. Check wiring condition.</td>
</tr>
<tr>
<td>Overload</td>
<td>Logic circuit malfunction</td>
<td>Overheating</td>
<td>Check logic circuit.</td>
</tr>
<tr>
<td></td>
<td>Overcurrent protection circuit setting error</td>
<td></td>
<td>Check that overload current and gate voltage match.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If necessary, adjust overcurrent protection level.</td>
</tr>
<tr>
<td>Over Voltage</td>
<td>Excessive input voltage</td>
<td>C-E Overvoltage</td>
<td>If necessary, adjust overvoltage protection level.</td>
</tr>
<tr>
<td></td>
<td>Insufficient overvoltage protection</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Excessive spike voltage</td>
<td>Outside RBSOA</td>
<td>Check that turn-off operation (loci) and RBSOA match.</td>
</tr>
<tr>
<td></td>
<td>Switching turn-off</td>
<td></td>
<td>If necessary, adjust overcurrent protection level.</td>
</tr>
<tr>
<td></td>
<td>FWD commutation</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>High di/dt resulting</td>
<td>C-E Overvoltage</td>
<td>Check that spike voltage and device ruggedness match.</td>
</tr>
<tr>
<td></td>
<td>Transient on state (Short off pulse reverse recovery)</td>
<td></td>
<td>If necessary, adjust snubber circuit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Check logic circuit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Gate signal interruptions resulting from noise interference.</td>
</tr>
<tr>
<td>Drive supply voltage drop</td>
<td>DC-Dc converter malfunction</td>
<td>Overheating</td>
<td>Check circuit.</td>
</tr>
<tr>
<td></td>
<td>Drive voltage rise is too slow</td>
<td>Overheating</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Disconnected wire</td>
<td>Overheating</td>
<td></td>
</tr>
</tbody>
</table>
## Chapter 4 Troubleshooting

External abnormalities | Cause | Device failure mode | Further checkpoints
---|---|---|---
Gate overvoltage | Static electricity | Avalanche | Check operating conditions (anti-static protection). Check gate voltage.
 | Spike voltage due to excessive length of gate wiring | Overvoltage |
Overheating | Overheating | Overheating | Check cooling conditions. Check logic circuit. Logic circuit malfunction
 | Loose terminal screw or cooling fan shut down | |
 | Thermal runaway | Logic circuit malfunction | |
Stress | Stress | Disconnection of circuit | Check the stress and mounting parts.
 | Vibration | |
Reliability (Life time) | The application condition exceeds the reliability of the module. | Destruction is different in each case. | Refer to Fig.4-1 (a-f).

| IGBT module destruction | IGBT chip destruction | Outside RBSOA | A |
| | | Gate over voltage | B |
| | | Junction overheating | C |
| | FWD chip destruction | D |
| | Stress destruction | E |

**Fig.4-1 (a)** IGBT module failure analysis

### A. Outside RBSOA

| Over voltage | Excessive supply voltage | Faulty input voltage |
| | Motor regeneration | Faulty regeneration circuit |
| | Overvoltage protection circuit failure | Faulty control PCB |
| | Insufficient snubber discharge | Faulty snubber circuit |
| | Excessive surge voltage at FWD reverse recovery | Faulty gate drive circuit |

| Over current protection failure | Gate drive malfunction |
| | Insufficient dead-time |
| | |

| Excessive turn-on current | Faulty control PCB |
| | |

**Fig.4-1 (b)** Mode A: Outside RBSOA
B: Gate overvoltage

<table>
<thead>
<tr>
<th>Origin of failure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static electricity</td>
</tr>
<tr>
<td>Still no antistatic</td>
</tr>
<tr>
<td>protection</td>
</tr>
<tr>
<td>Spike voltage</td>
</tr>
<tr>
<td>Oscillation</td>
</tr>
<tr>
<td>L-di/dt voltage</td>
</tr>
<tr>
<td>Manufacturing fault</td>
</tr>
<tr>
<td>Gate wiring too long</td>
</tr>
</tbody>
</table>

Fig. 4-1 (c) Mode B: Gate overvoltage

C: Junction overheating

<table>
<thead>
<tr>
<th>Origin of failure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static power loss increase</td>
</tr>
<tr>
<td>Saturation voltage increase</td>
</tr>
<tr>
<td>VCE (sat)</td>
</tr>
<tr>
<td>Collector current increase</td>
</tr>
<tr>
<td>Over current</td>
</tr>
<tr>
<td>Over current protection circuit failure</td>
</tr>
<tr>
<td>Gate drive circuit malfunction</td>
</tr>
<tr>
<td>Insufficient forward bias gate voltage</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty power supply control circuit</td>
</tr>
<tr>
<td>Overload</td>
</tr>
<tr>
<td>Increase in carrier frequency</td>
</tr>
<tr>
<td>di/dt malfunction</td>
</tr>
<tr>
<td>Gate drive signal malfunction</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty control PCB</td>
</tr>
<tr>
<td>Switching loss increase</td>
</tr>
<tr>
<td>Switching increase</td>
</tr>
<tr>
<td>Insufficient forward bias gate voltage</td>
</tr>
<tr>
<td>Gate resistance increase</td>
</tr>
<tr>
<td>Reverse bias gate voltage decrease</td>
</tr>
<tr>
<td>Series arm short circuit</td>
</tr>
<tr>
<td>Insufficient forward bias gate voltage</td>
</tr>
<tr>
<td>Gate resistance increase</td>
</tr>
<tr>
<td>Insufficient dead time</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty control PCB</td>
</tr>
<tr>
<td>Increase in turn-on loss</td>
</tr>
<tr>
<td>Turn-on time increase</td>
</tr>
<tr>
<td>Excessive turn-on current</td>
</tr>
<tr>
<td>Insufficient forward bias gate voltage</td>
</tr>
<tr>
<td>Gate resistance increase</td>
</tr>
<tr>
<td>Insufficient dead time</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty control PCB</td>
</tr>
<tr>
<td>Increase in turn-off loss</td>
</tr>
<tr>
<td>Turn-off time increase</td>
</tr>
<tr>
<td>Series arm short circuit</td>
</tr>
<tr>
<td>Insufficient forward bias gate voltage</td>
</tr>
<tr>
<td>Gate resistance increase</td>
</tr>
<tr>
<td>Insufficient dead time</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty control PCB</td>
</tr>
<tr>
<td>Overload</td>
</tr>
<tr>
<td>Insufficient dead time</td>
</tr>
<tr>
<td>Faulty gate drive circuit</td>
</tr>
<tr>
<td>Faulty control PCB</td>
</tr>
<tr>
<td>Contact thermal resistance increase</td>
</tr>
<tr>
<td>Device mounting force insufficient</td>
</tr>
<tr>
<td>Excessive heat sink warping</td>
</tr>
<tr>
<td>Insufficient thermal compound volume</td>
</tr>
<tr>
<td>Rise in case temperature</td>
</tr>
<tr>
<td>Cooling capability drop</td>
</tr>
<tr>
<td>Abnormal rise in ambient temperature</td>
</tr>
<tr>
<td>Temperature maintenance equipment failure</td>
</tr>
<tr>
<td>Heat sink obstruction</td>
</tr>
<tr>
<td>Cooling fan operation slow or stopped</td>
</tr>
<tr>
<td>Partial overheating of stack</td>
</tr>
<tr>
<td>Insufficient mounting torque</td>
</tr>
<tr>
<td>Critical heat sink warpage</td>
</tr>
<tr>
<td>Insufficient coverage of thermal compound volume</td>
</tr>
<tr>
<td>Insufficient dust filtration</td>
</tr>
<tr>
<td>Faulty cooling fan</td>
</tr>
<tr>
<td>Faulty cooling system</td>
</tr>
<tr>
<td>Faulty temperature maintenance equipment</td>
</tr>
</tbody>
</table>

Fig. 4-1 (d) Mode C: Junction overheating
### D: FWD destruction

<table>
<thead>
<tr>
<th>Excessive junction temperature rise</th>
<th>Static loss increase</th>
<th>Overload</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch increase</td>
<td>Switching increase</td>
<td>dv/dt malfunction</td>
</tr>
<tr>
<td>Contact thermal resistance increase</td>
<td>Device mounting force insufficient</td>
<td></td>
</tr>
<tr>
<td>Rise in case temperature</td>
<td>Cooling capability drop</td>
<td></td>
</tr>
<tr>
<td>Overvoltage</td>
<td>Excessive reverse recovery surge</td>
<td></td>
</tr>
<tr>
<td>Over current</td>
<td>Over charging current of rectifier</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Origin of failure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Excessive junction temperature rise</td>
</tr>
<tr>
<td>Static loss increase</td>
</tr>
<tr>
<td>Overload</td>
</tr>
<tr>
<td>dv/dt malfunction</td>
</tr>
<tr>
<td>Faulty snubber circuit</td>
</tr>
<tr>
<td>Gate drive circuit malfunction</td>
</tr>
<tr>
<td>Faulty PCB</td>
</tr>
<tr>
<td>Insufficient mounting torque</td>
</tr>
<tr>
<td>Bad heat sink warping</td>
</tr>
<tr>
<td>Insufficient adjustment of thermal compound volume</td>
</tr>
<tr>
<td>Insufficient dust prevention</td>
</tr>
<tr>
<td>Faulty cooling fan</td>
</tr>
<tr>
<td>Faulty cooling system</td>
</tr>
<tr>
<td>Faulty temperature maintenance equipment</td>
</tr>
<tr>
<td>Overvoltage</td>
</tr>
<tr>
<td>Excessive reverse recovery surge</td>
</tr>
<tr>
<td>Over charging current of rectifier</td>
</tr>
<tr>
<td>Excessive surge at IGBT turn-off</td>
</tr>
<tr>
<td>Forward bias gate voltage increase</td>
</tr>
<tr>
<td>Gate resistance drop</td>
</tr>
<tr>
<td>Gate signal interruptions from noise interference</td>
</tr>
<tr>
<td>Faulty PCB</td>
</tr>
<tr>
<td>Faulty charging circuit</td>
</tr>
</tbody>
</table>

**Fig. 4-1 (e) Mode D: FWD destruction**

---

**Fuji Electric Co., Ltd.**

Innovating Energy Technology
### E: Reliability issues or product mishandling destruction

<table>
<thead>
<tr>
<th>Origin of failure</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loading conditions</td>
</tr>
<tr>
<td>Stress in the terminal section</td>
</tr>
<tr>
<td>Screw length</td>
</tr>
<tr>
<td>Main terminal section</td>
</tr>
<tr>
<td>Terminal section</td>
</tr>
<tr>
<td>Transport conditions</td>
</tr>
<tr>
<td>Product terminal section</td>
</tr>
<tr>
<td>Storage conditions</td>
</tr>
<tr>
<td>Assembly conditions during product mounting</td>
</tr>
<tr>
<td>Uniformity of the main circuit wiring</td>
</tr>
<tr>
<td>Matching between working conditions and product life time</td>
</tr>
<tr>
<td>Matching between working conditions and product life time</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Destruction caused by handling</th>
</tr>
</thead>
<tbody>
<tr>
<td>External force or load</td>
</tr>
<tr>
<td>Loading during product storage</td>
</tr>
<tr>
<td>Stress produced in the terminals when mounted</td>
</tr>
<tr>
<td>Excessively long screws used in the main and control terminal</td>
</tr>
<tr>
<td>Excessive tightening torque</td>
</tr>
<tr>
<td>Insufficient tightening torque for main terminal screws</td>
</tr>
<tr>
<td>Vibration</td>
</tr>
<tr>
<td>Impact</td>
</tr>
<tr>
<td>Soldered terminal heat resistance</td>
</tr>
<tr>
<td>Storage in abnormal conditions</td>
</tr>
<tr>
<td>Destruction on parallel connection</td>
</tr>
<tr>
<td>Reliability (life time) destruction</td>
</tr>
<tr>
<td>High-temperature state</td>
</tr>
<tr>
<td>Stored at high temperatures for long periods of time</td>
</tr>
<tr>
<td>Low-temperature state</td>
</tr>
<tr>
<td>Stored at low temperatures for long periods of time</td>
</tr>
<tr>
<td>Hot and humid</td>
</tr>
<tr>
<td>Stored in hot and humid conditions for long periods of time</td>
</tr>
<tr>
<td>Temperature cycle, $\Delta T_c$ power cycle</td>
</tr>
<tr>
<td>Thermal stress destruction caused by sharp rises or falls in product temperature</td>
</tr>
<tr>
<td>$\Delta T_j$ power cycle</td>
</tr>
<tr>
<td>Voltage applied for long periods of time at high temperature (between C and E and between G and E)</td>
</tr>
<tr>
<td>Voltage applied for long periods of time in hot and humid conditions (THB)</td>
</tr>
</tbody>
</table>

*Fig. 4-1 (f) Mode E: Reliability issues or mishandling destruction*
2 IGBT test procedures

An IGBT module that has been found to be faulty can be checked by testing it on a transistor characteristics measuring device called a "transistor curve tracer (CT)."

1. Leakage current between gate and emitter, and threshold voltage between gate and emitter
2. Short circuit, breakdown voltage, open circuit between collector and emitter (Short gate and emitter.)

If a CT is not available, other test equipment, such as a Volt-ohm multi-meter that is capable of measuring voltage/resistance and so forth to determine a failure, can be used to help diagnose the destruction.

2.1 G-E check

As shown in Fig.4-2, measure the leakage current or resistance between G and E, with C and E shorted to each other. (Do not apply a voltage in excess of 20V between G and E). If the V-ohm multi-meter is used, verify that the internal battery voltage is not higher than 20V.)

If the product is normal, the leakage current reading should be on the order of several hundred nano-Amps. (If the V-ohm multi-meter is used, the resistance reading would range from several tens MΩ to infinite. In other situations, the device has most likely broken down. (Generally, device destruction is represented by a short between G and E.)

2.2 C-E check

As shown in Fig.4-3, measure the leakage current or resistance between C and E, with a short between G and E. Be sure to connect the collector to (+) and the emitter to (-). Reverse connections will energize the FWD, causing C and E to be shorted to each other.

If the module is normal, the leakage current reading should read below the ICES maximum specified in the datasheet. (If the V-ohm multi-meter is used, the resistance reading would range from several ten MΩ to infinity. In other situations, the device has most likely broken down. (Generally, device destruction is represented by a short between C and E.)

Note:

Never perform withstand voltage measurement between the collector and gate. It might cause the dielectric destruction of the oxide layer by applying excess voltage.
3 Typical trouble and troubleshooting

3.1 Energizing a main circuit voltage when the circuit between G and E is open

If a voltage is applied to the main circuit with the circuit between the gate and emitter open, the IGBT would be turned on autonomously, triggering large current flow to cause device destruction. Be sure to drive the device with a signal placed between G and E. This phenomenon occurs when the gate-emitter capacitance is charged through feedback capacitance $C_{res}$ of the IGBT at the application of a main voltage with the circuit between G and E open, causing the IGBT to be turned on.

If the signal line is switched using a mechanical switch, such as a rotary switch, during product acceptance testing or on similar occasions, the circuit may open instantaneously between G and E at the time of switching could cause device destruction (the phenomenon described above).

When the mechanical switch chatters, a similar period is generated, leading to device destruction. To guard against such risks, be sure to discharge the main circuit voltage (between C and E) to 0V before switching the gate signal. When performing characteristics testing, such as acceptance testing, on a product comprising multiple devices (two or more), keep the gate and emitter shorted to each other on the devices other than the one under test.

Fig. 4-4 shows an example of an on-voltage measurement circuit. The measurement sequence is described with reference to this measurement circuit. First, turn off the gate drive unit (GDU) ($V_{GE} = 0V$) and then turn on SW1 to apply a voltage between C and E. Next, apply a predefined forward bias voltage between G and E from the GDU to energize the IGBT for measuring the on voltage. Lastly, turn off the gate circuit and then SW1. Such sequencing will allow for safe measurement of device characteristics without risking destruction.

3.2 Destruction caused by mechanical stress

If the terminals or pins are subjected to stress from a large external force or vibration, the internal electrical wiring of the product could be destroyed. Be careful by not mounting the device in an application that might be strenuous, minimize the chances of such destruction by reducing stress.

Fig.4-5 shows an example of mounting a gate drive printed circuit board (PCB) on top of the IGBT module.

As shown in (1), if the gate drive printed circuit board is mounted without clamping the PCB, the any PCB vibration could cause flexing possibly, stressing the module pins causing pin damage or internal electrical wiring damage. As shown in (2), the PCB needs to be clamped to prevent this problem. When taking this corrective action, use a dedicated fixing material having sufficient strength.

---

Fig. 4-4 On voltage measurement circuit

DUT: IGBT under test, GDU: Gate drive unit, G: Variable AC power supply, CRO: Oscilloscope, $R_1$, $R_2$: Protective resistance, $R_3$: Current measurement non-inductive resister, $D_1$, $D_2$: Diode, SW1: Switch
Chapter 4 Troubleshooting

Fig. 4-5 Clamping a PCB

Fig. 4-6 shows an example of main circuit wiring using a laminated bus bar. If there is a step difference between the (+) and (-) electrical wiring conductors as shown in (1), the terminals are continually exposed to upward tensile stress, causing a disconnect of the internal electrical wiring. To prevent this problem, it is necessary to insert a conductive spacer to eliminate the step difference between the conductors on the parallel plate. Furthermore, a gap in the wiring height location could also generate large tensile stress or external force to the terminals in the PCB structure. From this point, laminated bus bar or PCB needs to be mounted without tensile stress.

3.3 Accidental turn-on of the IGBT caused by insufficient reverse bias gate voltage \(-V_{GE}\)

Insufficient reverse bias gate voltage \(-V_{GE}\) could cause both IGBTs in the upper and lower arms to be turned on after accidental turn-on, resulting in a short-circuit current flowing between them. A surge voltage or loss arising when this current is turned off may result in product destruction. In designing a circuit, make sure that no short-circuit currents are generated as a result of a short circuit between the upper and lower arms (recommended \(-V_{GE} = 15V\)).

The occurrence of this phenomenon is described below with reference to Figs. 4-7 and 4-8.

An IGBT with \(-V_{GE}\) applied is shown in Fig. 4-7. Assume that an IGBT is connected in series on the opposing arm as well, though it is not depicted. When the IGBT on the opposing arm is turned on, the FWD shown in Fig.4-7 recovers in reverse direction. Fig.4-8 shows the schematic waveform of \(V_{CE}\), \(I_{CG}\) and \(V_{GE}\) at reverse recovery. As shown in Fig.4-8, when voltage sustained by FWD is lowered at reverse recovery, \(dv/dt\) is generated by raising the voltage between C and E at this time. This \(dv/dt\) causes current \(i_{CG}\) to flow through feedback resistance \(C_{res}\) between C and G and through gate resistance \(R_{G}\) as shown in Fig.4-7. This \(i_{CG}\) induces a potential difference of \(\Delta V = R_{G}\times i_{CG}\) across the \(R_{G}\).
pushing up the $V_{GE}$ towards the + side as shown in Fig.4-8. If the peak voltage of $V_{GE}$ exceeds $V_{GE\ (th)}$, the IGBT is turned on, introducing short-circuit current flow through the upper and lower arms. Conversely, no short-circuit current will flow through the upper and lower arms unless the peak voltage of $V_{GE}$ exceeds $V_{GE\ (th)}$. This problem can be suppressed by applying a sufficient reverse bias voltage (-$V_{GE}$). Because the required value of $V_{GE}$ depends on the drive circuit used, gate wiring, $R_g$ and the like, check for the presence or absence of a short-circuit current flow through the upper and lower arms when designing a circuit.

![Fig. 4-7 Principles of dv/dt malfunctioning](image1)

![Fig.4-8 Waveforms during reverse recovery](image2)

Fig. 4-7 shows an example of the method of checking for the presence or absence of the short-circuit current flow through the upper and lower arms. First, open the inverter output terminals (U, V, W) (that is, leave them under no load) as shown. Next, activate the inverter to drive the individual IGBTs. The presence or absence of the short-circuit current flow through the upper and lower arms can be determined by detecting current flow from the power line as shown. If a sufficient reverse bias current is applied, a very weak pulse current (about 5% of the rated current) that charges the device junction capacitance will be detected. With insufficient reverse bias voltage -$V_{GE}$ this current increases.

To ensure correct determination, we recommend first detecting this current with the applied voltage -$V_{GE}$ = -15V. This eliminates the risk of false firings. Then measure the same current with the predefined value of -$V_{GE}$. If the two measurements of the current are equal, no false turn-on has occurred. In case that false turn-on is observed, a recommended solution is to increase the reverse bias voltage -$V_{GE}$ until the short-circuit current is eliminated or inserting a capacitance ($C_{GE}$) about half the $C_{ies}$ value between G and E near the module terminals. Verify the applicability of the method of the $C_{GE}$ insertion beforehand, because it will significantly affect the switching time and switching losses. If you would like to have the similar switching losses and switching time before $C_{GE}$ insertion, selection of approximately half $R_C$ before $C_{GE}$ insertion would be recommended. In this condition, no issue must be fully confirmed.

The short-circuit current flow through the upper and lower arms is caused by insufficient dead time, as well as accidental turn-on during dv/dt described above. A short-circuit current can be observed by running the test shown in Fig.4-9 while this phenomenon is present. If increasing the reverse bias voltage-$V_{GE}$ does not help reduce the short-circuit current, take relevant action, such as increasing the dead time. (More detailed instructions can be found in Chapter 7.)
3.4 Diode reverse recovery from a transient on state (Short off pulse reverse recovery)

The IGBT module contains a FWD. Paying full attention to the behavior of the FWD is very important for designing a dependable circuit. This section focuses on the less known phenomenon of short off pulse reverse recovery that could lead to product destruction.

Fig. 4-10 shows a timing chart in which an excessive surge voltage arises from short off pulse reverse recovery. According to this phenomenon, an extremely excessive reverse recovery surge voltage arises between C and E of the FWD on the opposing arm when very short off pulses (Tw) like those shown are generated after gate signal interruptions resulting from noise interferences during IGBT switching.
A surge voltage exceeding the guaranteed rated withstand voltage level of the module is most likely to lead to device destruction. Testing has confirmed a sharp increase in surge voltage when $T_w < 1 \mu s$. Be sure not to design a circuit that will generate such short gate signal off pulses.

This phenomenon occurs because the FWD enters a state of reverse recovery very shortly after it is turned on, so that voltage application begins without a sufficient quantity of carrier stored in the FWD, with the depletion layer spreading rapidly to generate steep $di/dt$ and $dv/dt$. With devices supporting an operation mode in which $T_w$ is $1 \mu s$ or shorter, verify that the surge voltage in the minimum period of $T_w$ does not exceed the device withstand voltage.

If the surge voltage exceeds the device withstand voltage rating, take action to reduce surge voltages as follows.

- Increasing the $R_G$
- Cutting the circuit inductance
- Building up the snubber circuit
- Installing a $C_{GE}$
- Adding the clamping circuit

Fig. 4-11 shows the diode reverse-recovery waveforms when a short off pulse of 6MBI450U-120 (1200V, 450A). As shown below, surge voltage can be decreased by enlarging $R_G$ from 1.0Ω to 5.6Ω

---

Fig. 4-11  Waveforms of reverse recovery at short off pulse
3.5 Oscillation from IGBTs connected in parallel

When products are connected in parallel, the uniformity of the main circuit wiring is very important. Without balanced wiring, concentrated transient currents could occur on the device having a shorter wiring path during switching, which could cause device destruction or degrade long-term reliability. In a main wiring circuit in which the wiring is not uniform or balanced the overall main circuit inductance will also be out of balance among the devices.

Consequently, voltages of varied potentials are generated in the individual wiring inductances from di/dt during switching, producing an abnormal oscillating current, such as a loop current, leading to possible device destruction.

Fig. 4-12 (1) shows the oscillation phenomenon when the wiring inductance of the emitter portion is made extremely unbalanced. An IGBT can generate this oscillation current at the wiring loop in the emitter portion connected in parallel, this influences the gate voltage and the oscillation phenomenon which is generated by the high speed switching. A ferrite core (common mode) can be inserted in each gate emitter wiring circuit to reduce or eliminate the loop current in the emitter portion. Fig.4-12 (2) shows the waveforms with the common mode core. Note the elimination of the previous oscillation.

Give full consideration to maintaining circuit uniformity when designing main circuit wiring.

Fig. 4-12 Waveforms of 2 parallel connection
3.6 Notes on the soldering process
Problems, such as melting case resin material, could result if excessive soldering temperature is applied when soldering a gate driver circuit or control circuit to the terminals of the IGBT module. Stay within normal soldering processes, avoid high exposure that exceeds maximum recommended terminal soldering defined in the specifications. (Terminal heat resistance test conditions that are covered in the general product specifications documents are listed below for reference.)

Solder temperature: 260±5°C
Dwell time: 10±1s
Cycles: 1

3.7 IGBT Module converter application
Diodes used in the IGBT modules have an I^2t rating. I^2t is a scale of the forward, non-repetitive overcurrent capability of current pulses having a very short duration (less than 10ms). Current (I) denotes the effective current, and time (t) indicates the pulse duration. If the IGBT module is used in a rectifier circuit (or converter circuit), do not exceed the maximum I^2t limits. If you approach the I^2t limits, insert a starter circuit having a resistance and a contactor connected in parallel, for example, between the AC power supply and the IGBT module. If fuse protection is used, select a fuse not exceeding rated I^2t.

3.8 Countermeasure of EMC noise
Amid the ongoing effort to comply with European CE marking for IGBT module-based converters, such as inverters and UPS, and with VCCI regulations in Japan, electromagnetic compatibility (EMC), particularly, holding down noise interferences (conductive and radiating noises emitted from devices in operation) to specifications or below, has become an essential aspect of circuit design.

As IGBT modules continue to offer enhanced characteristics, including faster switching and less loss, from generation to generation, high dv/dt and di/dt generated from their switching action is more frequently becoming a source of radiating noise interferences.

Radiation noises are primarily associated with harmonic LC resonance between stray capacitances, such as semiconductor device junction capacitances, and wiring stray inductances, triggered by high dv/dt and di/dt generated from the IGBTs during turn-on (reverse recovery of the FWD in the opposing arm).

Fig.4-14 shows examples of radiation noise of 1200V IGBT modules (2MBI150SC-120, 1200V, 150A). The radiation noise with twice standard gate resistance (12Ω) can decrease about 10dB or more.

A soft-waveform implementation of the switching characteristics to decrease radiation noises, however, tends to increase the switching loss. It is important to design the drive conditions to keep them balanced with the device operating conditions, module cooling conditions and other relevant conditions.

![Graph showing radiation noise of motor drivers](image)
Moreover, a general example of countermeasures of radiation noise is shown in Table 4-2. Because the generation factor and noise level are different according to the wiring structure of the device and the material and the circuit composition, etc., it is necessary to verify which of the countermeasures is effective.

<table>
<thead>
<tr>
<th>Action</th>
<th>Description</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Review drive conditions (cut dv/dt and di/dt)</td>
<td>Increase the gate resistance (particularly, turn-on side) to two to three times the standard value listed in the datasheet.</td>
<td>The switching loss increases. The switching time lengthens.</td>
</tr>
<tr>
<td></td>
<td>Insert a small capacitor between the gate and emitter. Its capacitance should be somewhere from the feedback capacitance to the input capacitance (Cres to Cies).</td>
<td>The switching loss increases. The switching time lengthens.</td>
</tr>
<tr>
<td>Minimize the wiring between the snubber capacitor and the IGBT module</td>
<td>Minimize the wiring distance between the snubber capacitor and the IGBT module (connect to the module pins).</td>
<td>Also useful for canceling surge voltages during switching and dv/dt.</td>
</tr>
<tr>
<td>Cut wiring inductances</td>
<td>Use laminated bus bars to reduce inductances.</td>
<td>Also useful for canceling surge voltages during switching and dv/dt.</td>
</tr>
<tr>
<td>Filtering</td>
<td>Connect noise filters to device input and output.</td>
<td>Various filters are commercially available.</td>
</tr>
<tr>
<td>Shield wirings</td>
<td>Shield the I/O cables to cut radiating noise from the cables.</td>
<td></td>
</tr>
<tr>
<td>Metalize the device case</td>
<td>Metalize the device cabinet to suppress noise emissions from the device.</td>
<td></td>
</tr>
</tbody>
</table>
Chapter 5

Protection Circuit Design

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Short circuit (overcurrent) protection</td>
<td>5-2</td>
</tr>
<tr>
<td>2 Overvoltage protection</td>
<td>5-6</td>
</tr>
</tbody>
</table>

This section explains the protection circuit design.
1 Short circuit (overcurrent) protection

1.1 Short circuit withstand capability

In the event of a short circuit, first the IGBT’s collector current will rise, once it has reached a certain level, the C-E voltage will spike. Depending on the device’s characteristics, during the short-circuit, the collector current can be kept at or below a certain level, however the IGBT will still continue to be subjected to a heavy load, that is, high voltage and high current. Therefore, this condition must be removed as soon as possible.

However, the amount of time allowed between the start of a short circuit until the current is cut off, is limited by the IGBT’s short circuit withstand capability, which is determined by the amount of time, as illustrated in Fig. 5-1. The IGBT’s short circuit withstand capability is defined as the start of the short-circuit current until the module is destroyed. Therefore, when the IGBT is short-circuited, large current is need to be cut off within the short circuit withstand capability.

The withstand capability depends on collector to emitter voltage $V_{CE}$, gate to emitter voltage $V_{GE}$ and/or junction temperature $T_j$.

In general, the lower the withstand capability get, the larger supply voltage and the higher junction temperature get.

For more information on withstand capability, referred to the application manual or technical data.
1.2 Short-circuit modes and causes

Table 5-1 lists the short-circuit modes and causes that occur in inverters.

<table>
<thead>
<tr>
<th>Short circuit mode</th>
<th>Cause</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arm short circuit</td>
<td>Transistor or diode destruction</td>
</tr>
<tr>
<td>Series arm short circuit</td>
<td>Faulty control/drive circuit or noise induce malfunction</td>
</tr>
<tr>
<td>Short in output circuit</td>
<td>Miswiring or dielectric breakdown of load</td>
</tr>
<tr>
<td>Ground fault</td>
<td>Miswiring or dielectric breakdown of load</td>
</tr>
</tbody>
</table>
1.3 Short-circuit (overcurrent) detection

1) Detection in the circuit

As stated previously, in the event of a short-circuit, the IGBT must be disabled as soon as possible. Therefore, the time from overcurrent detection to the complete turn-off in each circuit must be as short as possible.

Since the IGBT turns off very quickly, if the overcurrent is shut off using an ordinary drive signal, the collector-emitter voltage will rise due to the inductive kick, and the IGBT may be destroyed by overvoltage (RBSOA destructions). Therefore, it is recommended that when cutting off the overcurrent that the IGBT be turned off gently (Soft turn-off).

Figure 5-2 shows the insertion methods for overcurrent detectors, and Table 5-2 lists the features of the various methods along with their detection possibilities. After determining what kind of protection is necessary, select the most appropriate form of detection.
Table 5-2  Overcurrent detector insertion positions and function

<table>
<thead>
<tr>
<th>Detector insertion position</th>
<th>Features</th>
<th>Detection function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insertion in line with smoothing capacitor</td>
<td>• AC current transformer available</td>
<td>• Arm short-circuit</td>
</tr>
<tr>
<td>Fig.5-2/①</td>
<td>• Low detection precision</td>
<td>• Short in output circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Series arm short-circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Ground fault</td>
</tr>
<tr>
<td>Insertion at inverter input</td>
<td>• Necessary to use DC current transformer</td>
<td>• Arm short-circuit</td>
</tr>
<tr>
<td>Fig.5-2/②</td>
<td>• Low detection precision</td>
<td>• Short in output circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Series arm short-circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Ground fault</td>
</tr>
<tr>
<td>Insertion at inverter output</td>
<td>• AC current transformer available for high frequency output equipment</td>
<td>• Short in output circuit</td>
</tr>
<tr>
<td>Fig.5-2/③</td>
<td>• High detection precision</td>
<td>• Ground fault</td>
</tr>
<tr>
<td>Insertion in line with switches</td>
<td>• Necessary to use DC current transformer</td>
<td>• Arm short-circuit</td>
</tr>
<tr>
<td>Fig.5-2/④</td>
<td>• High detection precision</td>
<td>• Short in output circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Series arm short-circuit</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Ground fault</td>
</tr>
</tbody>
</table>

2) Detecting using $V_{CE(sat)}$

This method can protect against all of the short-circuit types listed in Table 5-1. Since all operations from overcurrent detection to protection are done on the drive circuit side, this offers the fastest protection possible. A short-circuit protection schematic, based in $V_{CE(sat)}$ detection, is shown in Fig.5-3.

Fig. 5-3  Short-circuit protection schematic based in $V_{CE(sat)}$ detection

This circuit uses $D_1$ to constantly monitor the collector-emitter voltage, so if during operation the IGBT’s collector-emitter voltage rises above the limit at $D_2$, then a short-circuit condition will be detected and $T_1$ will be switched on while $T_2$ and $T_3$ are switched off. At this time, the accumulated charge at the gate is slowly released through the $R_{GE}$, so a large voltage spike is prevented when the IGBT is turned off. Fuji Electric’s gate driver hybrid ICs (model EXB840, 841) have the same kind of protective circuit built in, thereby simplifying the drive circuit design. For more details, refer to Chapter 7 “Drive Circuit Design”. Fig. 5-4 shows an IGBT waveform during short circuit protection.
2MBI300UD-120

\[E_d = 600V, \ V_{GE} = +15V, \ -5V \ (EXB841), \ R_G = 3.3\Omega, \ T_j = 125^\circ C\]

\[V_{CE} = 200V/\text{div}, \ I_C = 250A, \ V_{GE} = 10V/\text{div}, \ t = 2\mu s/\text{div}\]

Fig. 5-4  Waveforms during short circuit protection

2  Overvoltage protection

2.1 Overvoltage causes and their suppression

1) Overvoltage causes

Due to the high switching speed of IGBTs, at turn-off or during FWD reverse recovery, the current change rate \((\text{di/dt})\) is very high. Therefore the circuit wiring inductance to the module can cause a high turn-off surge voltage \((V = L(\text{di/dt}))\).

At an example, using the IGBT’s waveform at turn-off we will introduce the causes and methods of their suppression, as well as illustrate a concrete example of a circuit (using an IGBT and FWD together).

To demonstrate the turn-off surge voltage, a simplified chopper circuit is shown in Fig. 5-5, and the IGBT turn-off voltage and current waveforms are shown in Fig. 5-6.
The turn-off surge voltage peak $V_{CESP}$ can be calculated as follows:

$$V_{CESP} = Ed + (-L_s \cdot \frac{dI_c}{dt}) \quad (1)$$

$dI_c/dt$: Maximum collector current change rate at turn-off

If $V_{CESP}$ exceeds the IGBT's C-E ($V_{CES}$) rating, then the module will be destroyed.
2) Overvoltage suppression methods
Several methods for suppressing turn-off surge voltage, the cause for overvoltage, are listed below:
   a. Control the surge voltage by adding a protection circuit (snubber circuit) to the IGBT. Use a film capacitor in the snubber circuit, place it as close as possible to the IGBT in order to bypass high frequency surge currents.
   b. Adjust the IGBT drive circuit’s \( V_{GE} \) or \( R_G \) in order to reduce the \( di/dt \) value. (Refer to Chapter 7, "Drive Circuit Design").
   c. Place the electrolytic capacitor as close as possible to the IGBT in order to reduce the effective inductance of the wiring. Use a low impedance capacitor.
   d. To reduce the inductance of the main as well as snubber circuit’s wiring, use thicker and shorter wires. It is also very effective to use laminated copper bars in the wring.

2.2 Types of snubber circuits and their features
Snubber circuits can be classified into two types: individual and lump. Individual snubber circuits are connected to each IGBT, while lump snubber circuits are connected between the DC power-supply bus and the ground for centralized protection.

1) Individual snubber circuits
   Examples of typical individual snubber circuits are listed below.
      a) RC snubber circuit
      b) Charge and discharge RCD snubber circuit
      c) Discharge-suppressing RCD snubber circuit

   Table 5-3 shows the schematic of each type of individual snubber circuit, its features, and an outline of its main uses.

2) Lump snubber circuits
   Examples of typical snubber circuits are listed below.
      a) C snubber circuits
      b) RCD snubber circuits

   Lump snubber circuits are becoming increasingly popular due to circuit simplification.
   Table 5-4 shows the schematic of each type of lump snubber circuit, its features, and an outline of its main applications. Table 5-5 shows the capacity selection of a C type snubber circuit. Fig. 5-7 shows the current and voltage turn-off waveforms for an IGBT connected to a lump snubber circuit.
### Table 5-3  Individual snubber circuits

<table>
<thead>
<tr>
<th>Snubber circuit schematic</th>
<th>Circuit features (comments)</th>
<th>Main application</th>
</tr>
</thead>
<tbody>
<tr>
<td>RC snubber circuit</td>
<td>• The effect on turn-off surge voltage suppression is great.</td>
<td>Arc welder</td>
</tr>
<tr>
<td></td>
<td>• Perfect for chopper circuits</td>
<td>Switching power supply</td>
</tr>
<tr>
<td></td>
<td>• When applied to large capacity IGBTs, the snubber’s resistance must be low. Consequently however, the above makes the load conditions at turn-on more severe.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Charge and discharge RCD snubber circuit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• The effect on turn-off surge voltage is moderate.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• As opposed to the RC snubber circuit, a snubber diode has been added. This allows the snubber’s resistance to increase and consequently avoids the IGBT load conditions at turn-on problem.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Since the power dissipation loss of this circuit (primarily caused by the snubber’s resistance) is much greater than that of a discharge suppressing snubber circuit, it is not considered suitable for high frequency switching applications.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• The power dissipation loss caused by the resistance of this circuit can be calculated as follows:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>[ P = \frac{L \cdot I_{o}^2 \cdot f}{2} + C_s \cdot \frac{E_{d}^2 \cdot f}{2} ]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>L: Wiring inductance of main circuit, ( I_o ): Collector current at IGBT turn-off, ( C_s ): Capacitance of snubber capacitor, ( E_d ): DC supply voltage, ( f ):Switching frequency</td>
<td></td>
</tr>
<tr>
<td>Discharge suppressing RCD snubber circuit</td>
<td>• The effect on turn-off surge voltage is small</td>
<td>Inverter</td>
</tr>
<tr>
<td></td>
<td>• Suitable for high-frequency switching</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• Power dissipation loss caused by snubber circuit is small.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>• The power dissipation loss caused by the resistance of this circuit can be calculated as follows:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>[ P = \frac{L \cdot I_{o}^2 \cdot f}{2} ]</td>
<td></td>
</tr>
<tr>
<td></td>
<td>L: Wiring inductance of main circuit, ( I_o ): Collector current at IGBT turn-off, ( f ):Switching frequency</td>
<td></td>
</tr>
</tbody>
</table>
Table 5-4  Lump snubber circuits

<table>
<thead>
<tr>
<th>Snubber circuit schematic</th>
<th>Circuit features (comments)</th>
<th>Main application</th>
</tr>
</thead>
<tbody>
<tr>
<td>C snubber circuit</td>
<td>• This is the simplest circuit</td>
<td>Inverter</td>
</tr>
<tr>
<td></td>
<td>• The LC resonance circuit, which consists of a main circuit inductance coil and snubber</td>
<td></td>
</tr>
<tr>
<td></td>
<td>capacitor, may cause the C-E voltage to oscillate.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RCD snubber circuit</td>
<td>• If the wrong snubber diode is used, a high spike voltage will be generated and the</td>
<td>Inverter</td>
</tr>
<tr>
<td></td>
<td>output voltage will oscillate at the diodes reverse recovery.</td>
<td></td>
</tr>
</tbody>
</table>

Table 5-5  Guidelines for determining lump C snubber circuit capacity

<table>
<thead>
<tr>
<th>Module rating</th>
<th>Item</th>
<th>Drive conditions</th>
<th>$-V_{GE}(V)$</th>
<th>$R_G(Ω)$</th>
<th>Main circuit wiring inductance (μH)</th>
<th>Capacitance of snubber capacitance Cs (μF)</th>
</tr>
</thead>
<tbody>
<tr>
<td>600V</td>
<td>50A</td>
<td>15 max.</td>
<td>43 min.</td>
<td>-</td>
<td></td>
<td>0.47</td>
</tr>
<tr>
<td></td>
<td>75A</td>
<td></td>
<td>30 min.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>100A</td>
<td></td>
<td>13 min.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>150A</td>
<td></td>
<td>9 min.</td>
<td>0.2 max.</td>
<td>1.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>200A</td>
<td></td>
<td>6.8 min.</td>
<td>0.16 max.</td>
<td>2.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>300A</td>
<td></td>
<td>4.7 min.</td>
<td>0.1 max.</td>
<td>3.3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>400A</td>
<td></td>
<td>6 min.</td>
<td>0.08 max.</td>
<td>4.7</td>
<td></td>
</tr>
<tr>
<td>1200V</td>
<td>50A</td>
<td>15 max.</td>
<td>22 min.</td>
<td>-</td>
<td></td>
<td>0.47</td>
</tr>
<tr>
<td></td>
<td>75A</td>
<td></td>
<td>4.7 min.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>100A</td>
<td></td>
<td>2.8 min.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>150A</td>
<td></td>
<td>2.4 min.</td>
<td>0.2 max.</td>
<td>1.5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>200A</td>
<td></td>
<td>1.4 min.</td>
<td>0.16 max.</td>
<td>2.2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>300A</td>
<td></td>
<td>0.93 min.</td>
<td>0.1 max.</td>
<td>3.3</td>
<td></td>
</tr>
</tbody>
</table>

*1: Typical standard gate resistance of V series IGBT is shown.
2.3 Discharge-suppressing RCD snubber circuit design

The discharge suppressing RCD can be considered the most suitable snubber circuit for IGBTs. Basic design methods for this type of circuit are explained in the following.

1) Study of applicability

Figure 5-8 is the turn-off locus waveform of an IGBT in a discharge-suppressing RCD snubber circuit. Fig. 5-9 shows the IGBT current and voltage waveforms at turn-off.

![Fig. 5-8 Turn-off locus waveform of IGBT](image-url)
The discharge-suppressing RCD snubber circuit is activated when the IGBT C-E voltage starts to exceed the DC supply voltage. The dotted line in diagram Fig. 5-8 shows the ideal operating locus of an IGBT. In an actual application, the wiring inductance of the snubber circuit or a transient forward voltage drop in the snubber diode can cause a spike voltage at IGBT turn-off. This spike voltage causes the sharp-cornered locus indicated by the solid line in Fig. 5-8.

The discharge-suppressing RCD snubber circuits applicability is decided by whether or not the IGBTs operating locus is within the RBSOA at turn-off.

The spike voltage at IGBT turn-off is calculated as follows:

\[
V_{CESP} = Ed + V_{FM} + (-L_s \cdot \frac{dI_c}{dt}) \quad \text{②}
\]

- \(Ed\): Dc supply voltage
- \(V_{FM}\): Transient forward voltage drop in snubber diode
- \(L_s\): Snubber circuit wiring inductance
- \(\frac{dI_c}{dt}\): Maximum collector current change rate a IGBT turn-off

The reference values for the transient forward voltage drop in snubber diodes is as follows:
- 600V class: 20 to 30V
- 1200V class: 40 to 60V

2) Calculating the capacitance of the snubber capacitor \((Cs)\)

The necessary capacitance of a snubber capacitor is calculated as follows:

\[
C_s = \frac{L \cdot Io^2}{(V_{CEP} - Ed)^2} \quad \text{③}
\]

- \(L\): Main circuit wiring inductance
- \(Io\): Collector current at IGBT turn-off
- \(V_{CEP}\): Snubber capacitor peak voltage
- \(Ed\): DC supply voltage

\(V_{CEP}\) must be limited to less than or equal to the IGBT C-E withstand voltage.
3) Calculating Snubber resistance (Rs)

The function required of snubber resistance is to discharge the electric charge accumulated in the snubber capacitor before the next IGBT turn-off.

To discharge 90% of the accumulated energy by the next IGBT turn-off, the snubber resistance must be as follows:

\[
R_s \leq \frac{1}{2.3 \cdot C_s \cdot f} \quad \text{..................................(3)}
\]

f: Switching frequency

If the snubber resistance is set too low, the snubber circuit current will oscillate and the peak collector current at the IGBT turn-off will increase. Therefore, set the snubber resistance in a range below the value calculated in the equation.

Irrespective of the resistance, the power dissipation loss \( P (R_s) \) is calculated as follows:

\[
P(R_s) = \frac{L \cdot I_o^2 \cdot f}{2} \quad \text{..................................(5)}
\]

4) Snubber diode selection

A transient forward voltage drop in the snubber diode is one factor that can cause a spike voltage at IGBT turn-off.

If the reverse recovery time of the snubber diode is too long, then the power dissipation loss will also be much greater during high frequency switching. If the snubber diode’s reverse recovery is too hard, then the IGBT C-E voltage will drastically oscillate.

Select a snubber diode that has a low transient forward voltage, short reverse recovery time and a soft recovery.

5) Snubber circuit wiring precautions

The snubber circuit’s wiring inductance is one of the main causes of spike voltage, therefore it is important to design the circuit with the lowest inductance possible.
2.4 Example of characteristic of spike voltage

The spike voltage shows various behaviors depending on the operation, drive and circuit conditions. Generally, the spike voltage becomes higher when the collector voltage is higher, the circuit inductance is larger, and the collector current is larger. As an example of spike voltage characteristic, the current dependence of spike voltage at IGBT turn-off and FWD reverse recovery is shown in Figure 5-10.

As this figure shows, the spike voltage at IGBT turn-off becomes higher when the collector current is higher, but the spike voltage at FWD reverse recovery becomes higher when the current is low. Generally, the spike voltage during reverse recovery becomes higher when the collector current is in the low current area that is a fraction of the rated current.

The spike voltage shows various behaviors depending on the operation, drive and circuit conditions. Therefore, make sure that the current and voltage can be kept within the RBSOA described in the specification in any expected operating condition of the system.

![Fig. 5-10 Spike voltages dependency on collector current](image-url)
2.5 Spike voltage suppression circuit - clamp circuit -

In general, spike voltage generated between collector to emitter can be suppressed by means of decreasing the stray inductance or installing snubber circuit. However, it may be difficult to decrease the spike voltage under the hard operating conditions.

For this case, it is effective to install the active clamp circuits, which is one of the spike voltage suppressing circuits.

Fig. 5-11 shows the example of active clamp circuits.

In the circuits, Zenner diode and a diode connected with the anti-series in the Zenner diode are added.

When the Vce over breakdown voltage of Zenner diode is applied, IGBT will be turned-off with the similar voltage as breakdown voltage of Zenner diode. Therefore, installing the active clamp circuits can suppress the spike voltage.

Moreover, avalanche current generated by breakdown of Zenner diode, charge the gate capacitance so as to turn-on the IGBT. As the result, di/dt at turn-off become lower than that before adding the clamp circuit (Refer to Fig. 5-12). Therefore, because switching loss may be increased, apply the clamp circuit after various confirmations for design of the equipment.
This section explains the cooling design.

For safe IGBT operation, the junction temperature (Tj) must never exceed Tj(max). Therefore, it is necessary to have a cooling design capable of keeping the junction temperature below Tj(max), even during overload conditions.
1 Power dissipation loss calculation

In this section, the simplified methods of calculating dissipation wattage for IGBT modules are explained below. However, the detailed calculation is available by the use of IGBT simulator on the Fuji Electric WEB site. You can calculate the dissipation wattage for various working condition of each package type module if you can get it.

1.1 Types of power loss

An IGBT module consists of IGBT chips and FWD chips. The sum of the power losses from these sections equals the total power loss for the module. Power loss can be classified as either on-state loss or switching loss. A diagram of the power loss factors is shown as follows.

![Power loss factors diagram](image)

The on-state power loss from the IGBT and FWD sections can be calculated using the output characteristics, while switching loss can be calculated from switching loss vs. collector current characteristics. Use these power loss calculations in order to design cooling sufficient to keep the junction temperature $T_j$ below the maximum rated value.

The on-voltage and switching loss values to be used here, are based on the standard junction temperature $T_j$ (125°C is recommended).

For characteristics data, refer to the module specification sheets.

1.2 DC chopper circuit power loss calculations

For easy approximate calculations, consider the current flowing to the IGBT or FWD as a train of square waves. Fig.6-1 is a diagram showing the approximate waveforms of a DC chopper circuit. At collector current $I_c$ the saturation voltage is represented by $V_{CE(sat)}$ and switching energy is represented by $E_{on}$ and $E_{off}$. At FWD forward current $I_F$, $V_F$ represents the on-voltage and $E_{RR}$ represents the energy loss during reverse recovery. Using the above parameters, IGBT power loss can be calculated as follows:

\[
\text{IGBT power dissipation loss (w)} = \text{On-state loss} + \text{Turn-on loss} + \text{Turn-off loss} \\
= \left[ \frac{1}{2} V_{CE(sat)} \times I_c \right] + \left[ f_c \times (E_{on} + E_{off}) \right]
\]

\[
\text{FWD power dissipation loss (w)} = \text{On-state loss} + \text{Reverse recovery loss} \\
= \left[ (1 - \frac{1}{2} f_c) \times V_F \times I_F \right] + \left[ f_c \times E_{rr} \right]
\]
The DC supply voltage, gate resistance, and other circuit parameters, may deviate from the standard value listed in the module specification sheets. In this event, approximate values can be calculated according to the following rules:

- **DC supply voltage** $E_{DC}(VCC)$ deviation
  - On voltage: Not dependent on $E_{DC}(VCC)$
  - Switching loss: Proportional to $E_{DC}(VCC)$

- **Gate resistance** deviation
  - On voltage: Not dependent on gate resistance
  - Switching loss: Proportional to switching time and dependent on gate resistance

---

**Fig. 6-1  DC chopper circuit current waveforms**

Carrier frequency $f_C = \frac{t_2}{t_1}$

IGBT on duty = $\frac{t_1}{t_2}$

FWD on duty = $1 - \frac{t_1}{t_2}$
1.3 Sine-wave VVVF inverter application power dissipation loss calculation

When using a VVVF inverter for a PWM control, the current value and operation keep changing as shown in Fig.6-2. Therefore, it is necessary to use computer simulations in order to make detailed power loss calculations. However, since computer simulations are very complicated, the following is an explanation of a simple method that generates approximate values.

Prerequisites
For approximate power loss calculations, the following prerequisites are necessary:
• Three-phase PWM-control VVVF inverter for sine-wave current output
• PWM control based on the comparison of sine-waves and sawtooth waves
• Output current in ideal sine-wave form

Calculating on-state power loss (Psat, Pr)
As displayed in Fig.6-3, the output characteristics of the IGBT and FWD have been approximated based on the data contained in the module specification sheets.
On-state power loss in IGBT chip ($P_{sat}$) and FWD chip ($P_F$) can be calculated as follows:

\[
(P_{sat}) = DT \int_0^\pi I_C V_{CE(sat)} d\theta \\
= \frac{1}{2} DT \left[ \frac{2\sqrt{2}}{\pi} I_M V_O + I_M^2 R \right]
\]

\[
(P_F) = \frac{1}{2} DF \left[ \frac{2\sqrt{2}}{\pi} I_M V_O + I_M^2 R \right]
\]

DT, DF: Average conductivity of the IGBT and FWD at a half wave of the output current. (Refer to Fig.6-4)

---

Fig. 6-3  Approximate output characteristics

\[
V_{CE(sat)} = V_0 + R \cdot I_C \\
V_F = V_0 + R \cdot I_F
\]

Fig. 6-4  Relationship between power factor sine-wave PWM inverter and conductivity
Calculating switching loss

The characteristics of switching loss vs. $I_C$ are generally approximated using the following equations and Fig. 6-5 (Module specification sheet data).

$$E_{on} = E_{on}'(I_C / \text{rated } I_C)^a$$

$$E_{off} = E_{off}'(I_C / \text{rated } I_C)^b$$

$$E_{err} = E_{err}'(I_C / \text{rated } I_C)^c$$

$a$, $b$, $c$: Multiplier
$E_{on}'$, $E_{off}'$, $E_{err}'$: Eon, Eoff and Err at rated IC

The switching loss can be represented as follows:

- **Turn-on loss ($P_{on}$)**

$$P_{on} = f_0 \sum_{k=1}^{n} \left( E_{on}' \right) k \left( n: \text{Half - cycle switching count } = \frac{f_c}{2f_0} \right)$$

$$= f_0 E_{on}' \frac{1}{\text{rated } I_C} \sum_{k=1}^{n} (I_{C\ast})^k$$

$$= f_0 E_{on}' \frac{n}{\text{rated } I_C} \times \sqrt{2} \int_{0}^{\pi} I_{M^*} \sin \theta d\theta$$

$$= f_0 E_{on}' \frac{1}{\text{rated } I_C} nI_{M^*}$$

$$= \frac{1}{2} f_0 E_{on}' \left[ \frac{I_M}{\text{rated } I_C} \right]^a$$

$$= \frac{1}{2} f_0 E_{on}' \left( I_M \right)$$

$E_{on}(I_M); I_C = E_{on}$ at $I_M$

- **Turn-off loss ($P_{off}$)**

$$P_{off} = \frac{1}{2} f_0 E_{off}' \left( I_M \right)$$

$E_{off}(I_M); I_C = E_{off}$ at $I_M$
• FWD reverse recovery loss ($P_{rr}$)

$$P_{off} = \frac{1}{2} f c E_{rr} (I_M)$$

$E_{rr}(I_M)=E_{rr}$ at $I_M$

Calculating total power loss

Using the results obtained in section 1.3 subsection 2 and 3.

IGBT chip power loss: $P_{Tr} = P_{sat} + P_{on} + P_{off}$

FWD chip power loss: $P_{FWD} = P_F + P_{rr}$

The DC supply voltage, gate resistance, and other circuit parameters will differ from the standard values listed in the module specification sheets.

Nevertheless, by applying the instructions of this section, the actual values can easily be calculated.

2 Selecting heat sinks

Most power diodes, IGBTs, transistors and other power devices are designed to be insulated between electrodes and mounting bases. This type of module can be mounted and wired compactly in a variety of equipment, because several devices can be mounted in a single heat sink. However, in order to ensure safe operation, the power loss (heat) generated by each module must be dissipated efficiently. This is why heat sink selections is very important. The basic of heat sink selection will be illustrated in the following.
2.1 Thermal equations for on-state power loss calculations

The heat conduction of a semiconductor can be simulated in an electric circuit. For this example, with only one IGBT module mounted on the heat sink, the equivalent circuit is shown in Fig.6-6

Using the above equivalent circuit, the junction temperature \( (T_j) \) can be calculated using the following thermal equation:

\[
T_j = W \times \left\{ Rth(j-c) + Rth(c-f) + Rth(f-a) \right\} + Ta
\]

Note that the case temperature \( (T_c) \) and heat sink surface temperature mentioned here are measured from the base of the IGBT module directly below the chip. As shown in Fig.6-7, the temperature measurements at all other points may be low due to the heat dissipation capability of the heat sink, and this needs to be taken into consideration during final heat sink selection.

Next, the equivalent circuit of an IGBT (2-pack-module) and a diode bridge mounted on a heat sink is shown in Fig.6-8. The thermal equations in this case are as follows:

\[
Tj(d) = Wd \times \left[ Rth(j-c)d + Rth(c-f)d \right] + \left[ (Wd + 2WT + 2WD) \times Rth(f-a) \right] + Ta
\]

\[
Tj(T) = WT \times Rth(j-c)T + \left[ (WT + WD) \times Rth(c-f)T \right] + \left[ (Wd + 2WT + 2WD) \times Rth(f-a) \right] + Ta
\]

\[
Tj(D) = WD \times Rth(j-c)D + \left[ (WT + WD) \times Rth(c-f)D \right] + \left[ (Wd + 2WT + 2WD) \times Rth(f-a) \right] + Ta
\]

Use the above equations in order to select a heat sink that can keep the junction temperature \( (T_j) \) below \( T_j(\text{max}) \).
Chapter 6  Cooling Design

A: Directly below the chip by the case
B: Base, 14mm from point A
C: Base, 24mm from point A

Point A  Point B  Point C

<table>
<thead>
<tr>
<th>TC (°C)</th>
<th>51.9</th>
<th>40.2</th>
<th>31.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>TF (°C)</td>
<td>45.4</td>
<td>36.9</td>
<td>30.2</td>
</tr>
</tbody>
</table>

Fig. 6-7  Example of case and heat sink temperature measurement

Fig. 6-8  Thermal resistance equivalent circuit

Wd, TJ(d), Rth(j-c)d: Diode bridge (For one module)
WT, TJ(T), Rth(j-c)T: IGBT (Each element)
WD, TJ(D), Rth(j-c)D: FWD (Each element)
2.2 Thermal equations for transient power loss calculations

In general, as before, it is all right to base the on-state $T_j$ on the average power loss. However, in actuality, repetitive switching causes power loss to pulse and the occurrence of temperature ripples as shown in Fig. 6-10.

First consider the power loss as a train of constant cycles, and constant-peak square pulses. Then calculate the approximate peak of the temperature ripples using the transient thermal resistance curve given in the module specification sheets.

Be certain to select a heat sink that will also keep the $T_{jp}$ below $T_j$ (max).

\[
T_{jp} - T_c = P \times \left[ R(\infty) \times \frac{t1}{t2} + \left( 1 - \frac{t1}{t2} \right) \times R(t1 + t2) - R(t2) + R(t1) \right]
\]

Fig. 6-9 Transient thermal resistance curve

Fig. 6-10 Thermal ripples
3 Heat sink mounting precautions

3.1 Heat sink mounting
Since thermal resistance varies according to an IGBT’s mounting position, pay attention to the following points:
• When mounting only one IGBT module, position it in the exact center of the heat sink in order to minimize thermal resistance.
• When mounting several IGBT modules, determine the individual position on the heat sink according to the amount of heat that each module generates. Allow more room for modules that generate more heat.

3.2 Heat sink surface finishing
The mounting surface of the heat sink should be finished to a roughness of 10µm or less and a warp of 50µm or less for every distance of 100mm. If the surface of the heat sink is not flat enough, there will be a sharp increase in the contact thermal resistance (Rth(c-f)). If the flatness of the heat sink does not meet the above requirements, then attaching (clamping) an IGBT to it will place extreme stress on the DBC substrate situated between the module’s chips and metal base, possibly destroying this insulating material.

3.3 Thermal paste application
To reduce contact thermal resistance, we recommend applying a thermal paste between the heat sink and the IGBT’s base plate.
There are several methods of thermal paste application using roller or stencil mask and so on. Thermal paste helps the conductivity from IGBT modules to heat sink, but it has also thermal capacity. Therefore, too thick thermal paste is applied to conduct the heat towards the heat sink, results in raising the chip temperature. On the other hand, too thinner thermal paste application also results in raising the chip temperature as well, because of air gap between thermal paste and heat sink caused by heat sink roughness or warp. Therefore, you must apply thermal paste in the suitable thickness, or over-heating the silicon chip extremely above Tj(max) would break down IGBT modules in the worst operation. From these reason, thermal paste application with the use of stencil mask would be recommended to help the uniform application on the backside of modules.
Figure 6-11 shows the schematic view of the thermal paste application using a stencil mask. In the basic method, the specified weight of thermal paste is applied to the metal base surface of the IGBT module through a stencil mask. Subsequently fix the IGBT module on the heat sink by tightening the screws with the torque recommended for respective products. In this way, the thermal paste is applied uniformly. Fuji Electric can supply our recommended stencil mask drawing according to customer’s request.
Fig. 6-11 Schematic view of thermal paste application example
If the thermal grease is applied uniformly, the required weight can be calculated as follows.

\[
\text{Thermal grease thickness (um)} = \frac{\text{Weight of thermal grease (g) x 10}^4}{\text{Base area of module (cm}^2\text{) x Density of thermal grease (g/cm}^3\text{)}}
\]

Obtain the necessary thickness of thermal grease from this formula and apply the thermal grease of that weight to the module. The recommended thickness of applied thermal grease is about 100um. However, the optimal thickness of thermal paste differs depending on the paste characteristics and the application method and so check them before use. The recommended thermal pastes are shown in Table 6-1.
3.4 Mounting procedure

Figure 6-12 diagrams show how to tighten an IGBT module’s mounting screws. Each screw must be tightened using a specified torque. For the proper tightening torque, refer to the module specification sheets. An insufficient tightening torque may cause the contact thermal resistance to increase or the screws to come loose during operation. On the other hand, an excessive tightening torque may damage the IGBT’s case.

<table>
<thead>
<tr>
<th>Torque</th>
<th>Sequence</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial 1/3 specified torque</td>
<td>①→②</td>
<td></td>
</tr>
<tr>
<td>Final     Full specified torque</td>
<td>②→①</td>
<td></td>
</tr>
</tbody>
</table>

(1) Two-point mounting

<table>
<thead>
<tr>
<th>Torque</th>
<th>Sequence</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial 1/3 specified torque</td>
<td>①→②→③→④</td>
<td></td>
</tr>
<tr>
<td>Final     Full specified torque</td>
<td>④→③→②→①</td>
<td></td>
</tr>
</tbody>
</table>

(2) Four-point mounting

Fig. 6-12  IGBT module clamping
3.5 IGBT module mounting direction
When mounting the IGBT module, it is recommended to place the module lengthwise in the direction of the heat sink’s grain. This reduces the effects of changes in the heat sink’s shape.

3.6 Temperature verification
After deciding on a heat sink and mounting positions, measure the temperature of each area, and confirm that the junction temperature ($T_j$) of each module is within the required range. For reference, Fig.6-12 is a diagram of how to measure the case temperature ($T_c$).

![Diagram of IGBT module mounting](image)

Bore the heat sink and $T_c$ measure using an infrared thermometer.

**Fig. 6-13 Measurement of case temperature ($T_c$)**
This section explains the drive circuit design.

In order to maximize the performance of an IGBT, it is important to properly set the drive circuit constants.
Chapter 7  Gate Drive circuit Design

IGBT drive conditions and main characteristics

IGBT drive conditions and main characteristics are shown below. An IGBT’s main characteristics change according to the values of VGE and RG, so it is important to use settings appropriate for the intended use of the equipment in which it will be installed.

Table 7-1 IGBT drive conditions and main characteristics

<table>
<thead>
<tr>
<th>Main characteristics</th>
<th>+VGE rise</th>
<th>−VGE rise</th>
<th>R_{G, (, ON, )} , rise</th>
<th>R_{G, (OFF)} , rise</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{CE(sat)}</td>
<td>Fall</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>t_{on}</td>
<td>Fall</td>
<td>-</td>
<td>Rise</td>
<td>-</td>
</tr>
<tr>
<td>E_{on}</td>
<td>-</td>
<td>Fall</td>
<td>Rise</td>
<td>Rise</td>
</tr>
<tr>
<td>t_{off}</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>E_{off}</td>
<td>-</td>
<td>Fall</td>
<td>Rise</td>
<td>Rise</td>
</tr>
<tr>
<td>Turn-on surge voltage</td>
<td>Rise</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Turn-off surge voltage</td>
<td>-</td>
<td>Rise</td>
<td>-</td>
<td>Fall</td>
</tr>
<tr>
<td>dv/dt malfunction</td>
<td>Rise</td>
<td>Fall</td>
<td>-</td>
<td>Fall</td>
</tr>
<tr>
<td>Current limit value</td>
<td>Rise</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Short circuit withstand</td>
<td>Fall</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>capability</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Radiational EMI noise</td>
<td>Rise</td>
<td>-</td>
<td>Fall</td>
<td>Fall</td>
</tr>
</tbody>
</table>

*1: Dependence of surge voltage on gate resistance is different for each series

1.1  +V_{GE} (On state)

A recommended the gate on state voltage value (+ V_{GE}) is +15V. Notes when + V_{GE} is designed are shown as follows.

1. Set +V_{GE} so that it remains under the maximum rated G-E voltage, V_{GES} =±20V.
2. It is recommended that supply voltage fluctuations are kept to within ±10%.
3. The on-state C-E saturation voltage V_{GE(sat)} is inversely dependent on +V_{GE}, so the greater the +V_{GE} the smaller the V_{GE(sat)}.
4. Turn-on switching time and switching loss grow smaller as +V_{GE} rises.
5. At turn-on (at FWD reverse recovery), the higher the +V_{GE} the greater the likelihood of surge voltages in opposing arms.
6. Even while the IGBT is in the off-state, there may be malfunctions caused by the dv/dt of the FWD’s reverse recovery and a pulse collector current may cause unnecessary heat generation. This phenomenon is called a dv/dt shoot through and becomes more likely to occur as +V_{GE} rises.
7. In V and U series IGBTs, the higher the +V_{GE}, the higher the current limit becomes.
8. The greater the +V_{GE} the smaller the short circuit withstand capability.
1.2 \(-V_{GE}\) (Off state)

A recommended the gate reverse bias voltage value \((-V_{GE})\) is \(-5\) to \(-15V\). Notes when \(-V_{GE}\) is designed are shown as follows.

1. Set \(-V_{GE}\) so that it remains under the maximum rated G-E voltage, \(V_{GES} =\pm 20V\).
2. It is recommended that supply voltage fluctuations are kept to within \(\pm 10\%\).
3. IGBT turn-off characteristics are heavily dependent on \(-V_{GE}\), especially when the collector current is just beginning to switch off. Consequently, the greater the \(-V_{GE}\) the shorter, the switching time and the switching loss become smaller.
4. If the \(-V_{GE}\) is too small, \(dv/dt\) shoot through currents may occur, so at least set it to a value greater than \(-5V\). If the gate wiring is long, then it is especially important to pay attention to this.

1.3 \(R_G\) (Gate resistance)

Gate resistance \(R_G\) listed in the product specification sheets is the value on the condition so as to decrease the switching losses. So, you must select the optimal \(R_G\) according to the circuit or operating condition. Notes when \(R_G\) is designed are shown as follows.

1. The switching characteristics of both turn-on and turn-off are dependent on the value of \(R_G\), and therefore the greater the \(R_G\) the longer the switching time and the greater the switching loss. Also, as \(R_G\) increases, the surge voltage during switching becomes smaller.
2. The greater the \(R_G\) the more unlikely a \(dv/dt\) shoot through current becomes.
3. Various switching characteristics are varied for stray inductance. Especially, spike voltages when IGBTs are turned off or FWDs are recovered reversibly are influenced on the stray inductance. Therefore, \(R_G\) need to be designed on the lower stray inductance condition.

Select the most suitable gate drive conditions while paying attention to the above points of interdependence.

1.4 avoid the unexpected turn-on by recovery \(dv/dt\)

In this section, the way to avoid the unexpected IGBT turn-on by \(dv/dt\) at the FWD’s reverse recovery will be described.

Fig.7-1 shows the principle of unexpected turn-on caused by \(dv/dt\) at reverse recovery. In this figure, it is assumed that IGBT1 is turned off to on and gate to emitter voltage \(V_{GE}\) of IGBT2 is negative biased. In this condition, when IGBT1 get turned on from off-state, FWD on its opposite arm, that is, reverse recovery of FWD2 is occurred. At same time, voltage of IGBT2 and FWD2 with off-state is raised. This causes the \(dv/dt\) according to switching time of IGBT1.

Because IGBT1 and 2 have the mirror capacitance \(C_{GC}\), Current is generated by \(dv/dt\) through \(C_{GC}\). This current is expressed by \(C_{GC} \times dv/dt\). This current is flowed through the gate resistance \(R_G\), results in increasing the gate potential. So, \(V_{GE}\) is generated between gate to emitter. If \(V_{GE}\) is excess the sum of reverse biased
voltage and $V_{GE}(th)$, IGBT2 is turned on. Once IGBT2 is turned on, the short-circuit condition is happened, because both IGBT1 and 2 is under turned-on state.

From this principle, the methods to avoid the unexpected turn-on are shown in Fig.7-0-2. There are three methods, which are the $C_{GE}$ addition, increase of reverse bias voltage and increase of $R_G$.

![Fig. 7-2 Methods to avoid unexpected turn-on](image)

(a) additional Cge  (b) increase of -Vge  (c) increase of RG

The method to add the $C_{GE}$ is the way to the decrease of unexpected turn-on current by sharing to $C_{GE}$. Sharing current charges and/or discharges the additional CGE. In order to charge and/or discharge the additional CGE, switching speed gets lower. Just only adding the CGE results in the increase switching losses. However, lower Rg adding CGE at the same time can control switching speed. In other words, both adding the CGE and decreasing the RG can avoid the unexpected turn-on without increasing switching losses.

Driving higher $R_G$ can decrease $dV/dt$, results in soft-switching. However, it has the disadvantage of increase switching losses as well. Moreover, although the method to enlarge the reverse bias is also effective to avoid the unexpected turn-on, the quantity of the gate charge becomes larger.

From these viewpoints, adding the $C_{GE}$ is recommended to avoid unexpected turn-on. Recommended $C_{GE}$ is two times value on the specification sheet and Recommended $R_G$ is the half before adding $C_{GE}$. In this case, you must confirm the various characteristics.
Drive current

Since an IGBT has a MOS gate structure, to charge and discharge this gate when switching, it is necessary to make gate current (drive current) flow. Fig.7-3 shows the gate charge (dynamic input) characteristics. These gate charge dynamic input characteristics show the electric load necessary to drive the IGBT and are used to calculate values like average drive voltage and the driving electric power. Fig.7-4 shows the circuit schematic as well as the voltage and current waveforms. In principle, a drive circuit has a forward bias power supply alternately switching back and forth using switch S1 and S2. During this switching, the current used to charge and discharge the gate, is the driven current. In Fig. 7-4, the area showing the current waveform (the hatched area) is equivalent to the gate charge from Fig.7-3.

![Gate Drive circuit schematic](image)

**Fig. 7-3** Schematic waveform of gate charge characteristics (Dynamic input characteristics).

**Fig. 7-4** Drive circuit schematic as well as voltage and current waveforms.
The drive current peak value $I_{GP}$ can be approximately calculated as follows:

$$I_{GP} = \frac{+V_{GE} + |-V_{GE}|}{R_G + R_g}$$

$+V_{GE}$: Forward bias supply voltage  
$-V_{GE}$: Reverse bias supply voltage  
$R_G$: Drive circuit gate resistance  
$R_g$: Module’s internal resistance

Internal gate resistance $R_g$ is various for each typename or series. Therefore, refer to application manual for application manual or technical data.

On the there hand, the average value of the drive current $I_G$, using the gate charge characteristics (Fig.7-3), can be calculated as follows:

$$+I_G = -I_G = f_c \times \left( |Q_g| + |Q_g^2| \right)$$

$f_c$: Carrier frequency  
$Q_g$: Gate charge from 0V to $+V_{GE}$  
$-Q_g$: Gate charge from $-V_{GE}$ to 0V

Consequently, it is important to set the output stage of the drive circuit in order to conduct this approximate current flow ($I_{GP}$, as well as $\pm I_G$).

Furthermore, if the power dissipation loss of the drive circuit is completely consumed by the gate resistance, then the drive power ($P_d$) necessary to drive the IGBT is shown in the following formula:

$$P_d(\text{on}) = f_c \cdot \left[ \frac{1}{2} \left( |Q_g| + |Q_g^2| \right) \cdot \left( |+ V_{GE}| + |-V_{GE}| \right) \right]$$

$$P_d(\text{off}) = P_d(\text{on})$$

$$P_d = P_d(\text{off}) + P_d(\text{on})$$

$$= f_c \cdot \left( |Q_g| + |Q_g^2| \right) \cdot \left( |+ V_{GE}| + |-V_{GE}| \right)$$

Accordingly, a gate resistance is necessary that can charge this approximate capacity. Be sure to design the drive circuit so that the above-mentioned drive current and drive power can be properly supplied.
3 Setting dead-time

For inverter circuits and the like, it is necessary to set an on-off timing “delay” (dead time) in order to prevent short circuits. During the dead time, both the upper and lower arms are in the “off” state. Basically, the dead time (see Fig.7-5) needs to be set longer than the IGBT switching time (toff max.).

For example, if RG is increased, switching time also becomes longer, so it would be necessary to lengthen dead time as well. Also, it is necessary to consider other drive conditions and the temperature characteristics.

It is important to be careful with dead times that are too short, because in the event of a short circuit in the upper or lower arms, the heat generated by the short circuit current may destroy the module.

Therefore, the dead time of more than 3usec would be recommended for IGBT modules. However, appropriate dead time should be settled by the confirmation of practical machine.

Fig. 7-5 Dead time timing chart.
One method of judging whether or not the dead time setting is sufficient or not, is to check the current of a no-load DC supply line.

In the case of a 3-phase inverter (as shown in Fig. 7-4), set the inverter’s outputs to open, then apply a normal input signal, and finally measures the DC line current. A very small pulse current (dv/dt current leaving out the module’s Miller Capacitance: about 5% of the normal rated current) will be observed, even if the dead time is long enough.

However, if the dead time is insufficient, then there will be a short circuit current flow much larger than this. In this case, keep increasing the dead time until the short circuit current disappears. Also, for the same reasons stated above, we recommend testing at high temperatures.

![Diagram of current detection methods for short circuit caused by insufficient dead time](image)

Fig. 7-6  Current detection methods for short circuit caused by insufficient dead time.
Concrete examples of drive circuits

For inverter circuits and the like, it is necessary to electrically isolate the IGBT from the control circuit. An example of a drive circuit using this principle, is shown below.

Fig.7-7 shows an example of a drive circuit using a high speed opto-coupler. By using the opto-coupler, the input signal and the module are isolated from each other. Also, since the opto-coupler does not limit the output pulse width, it is suitable for changing pulse widths or PWM controllers, to wide ranges. It is currently the most widely used.

Furthermore, this way the turn-on and turn-off characteristics determined by gate resistance can be set separately, so it commonly used to ensure the best settings.

Aside from the above, there is also a signal isolation method using a pulse transformer. With this method the signal as well as the gate drive power can both be supplied simultaneously from the signal side, thereby allowing circuit simplification. However, this method has the limitations of an on/(off+on) time ratio of max. 50%, and reverse bias cannot be set, so its usefulness as a control method and switching frequency regulator is limited.

Fig. 7-7  Example of drive circuit using high speed opto-coupler.
5 Drive circuit setting and actual implementation

5.1 Opto-coupler noise ruggedness

As IGBTs are high speed switching elements, it is necessary to select an opto-coupler for drive circuit that has a high noise ruggedness (e.g. HCPL4504). Also, to prevent malfunctions, make sure that the wiring from different sides doesn’t cross. Furthermore, in order to make full use of the IGBT’s a high speed switching capabilities, we recommend using an opto-coupler with a short signal transmission delay.

5.2 Wiring between drive circuit and IGBT

If the wiring between the drive circuit and the IGBT is long, the IGBT may malfunction due to gate signal oscillation or induced noise. A countermeasure for this is shown below in Fig.7-8.

1. Make the drive circuit wiring as short as possible and finely twist the gate and emitter wiring. (Twist wiring)
2. Increase $R_G$. However, pay attention to switching time and switching loss.
3. Separate the gate wiring and IGBT control circuit wiring as much as possible, and set the layout so that they cross each other (in order to avoid mutual induction).
4. Do not bundle together the gate wiring or other phases.

*1 $R_{GE}$

If the gate circuit is not operating (gate in open state)*2 and a voltage is applied to the power circuit, the IGBT may be destroyed. In order to prevent this destruction, we recommend placing a 10kΩ resistance $R_{GE}$ between the gate and emitter.

*2 Switch-on

When powering up, first switch on the gate circuit power supply and then when it is fully operational, switch on the main circuit power supply.

5.3 Gate overvoltage protection

It is necessary that IGBT modules, like other MOS based elements, are sufficiently protected against static electricity. Also, since the G-E absolute maximum rated voltage is ±20V, if there is a possibility that a voltage greater than this may be applied, then as a protective measure it is necessary to connect a zener diode between the gate and emitter as shown in Fig.7-9.

---

Fig. 7-8 Gate signal oscillation countermeasure

Fig. 7-9 G-E overvoltage protection circuit example.
This chapter explains the notes when IGBT is connected in parallel.

IGBTs would be connected in parallel in order to enlarge the current capability. In this case, the number of parallel-connected modules has no limitation. However, you have to consider some disadvantages of noise or spike voltage increase, which are caused by longer interconnections.

You have to pay attention to the following basic notes when connecting IGBT modules in parallel.

1. Suppression of current imbalance at steady states
2. Suppression of current imbalance at dynamic state of turn-on or turn-on
3. Symmetry of gate drive circuit
1. On-state current imbalance

An on-state current imbalance may be mainly caused by the following two factors:
(1) $V_{CE(sat)}$ distribution
(2) Main circuit wiring resistance distribution

1.1 Current imbalance caused by $V_{CE(sat)}$ distribution

As shown in Fig. 8-1, a difference in the output characteristics of two IGBT modules connected in parallel can cause a current imbalance.

The output characteristics of $Q_1$ and $Q_2$ shown in Fig. 8-1, can be approximated as follows:

$$V_{CEQ_1} = V_01 + r_1 \times I_{C1}$$
$$r_1 = V_1 / (I_{C1} - I_{C2})$$
$$V_{CEQ_2} = V_02 + r_2 \times I_{C2}$$
$$r_2 = V_2 / (I_{C1} - I_{C2})$$

Based on the above, if the $I_{C\text{total}} (= I_{C1} + I_{C2})$ collector current is made to flow through the circuit of $Q_1$ and $Q_2$ connected in parallel, then the IGBT's collector current becomes the following:

$$I_{C1} = (V_{02} - V_01 + r_2 \times I_{C\text{total}}) / (r_1 + r_2)$$
$$I_{C2} = (V_{01} - V_02 + r_1 \times I_{C\text{total}}) / (r_1 + r_2)$$

For simplicity, assuming $V_{01} = V_{02}$ in the above equations, $I_{C1}$ could be $r_2/r_1$ times larger than $I_{C2}$. This result means that current sharing for $Q_1$ is larger than $Q_2$.

In this way, $V_{CE(sat)}$ becomes a major factor in causing current imbalances. Therefore, in order to ensure the desired current sharing it is necessary to pair modules that have a similar $V_{CE(sat)}$ which is small variation. $V_{CE(sat)}$ distribution can be minimized with the use of the same production lot, because influence of fabrication processes is minimized. From this reason, connecting IGBT modules in parallel is recommended with the use of the same production lot.
1.2 Current imbalance by main circuit wiring resistance distribution

The equivalent circuit with the main circuit’s wiring resistance is shown in Fig. 8-2. The effect is larger with emitter resistance than with collector resistance, so collector resistance has been omitted here. If there is resistance in the main circuit as shown in Fig. 8-2, then the slope of the IGBT modules’ output characteristics will lessen, and the collector current will drop in comparison without emitter resistance. In addition, if $R_{E1}>R_{E2}$, then the slope of the $Q_1$ output characteristics will lessen and if $I_{C1}<I_{C2}$ then a current sharing imbalance will appear. Moreover, if gate voltage is applied without extra-emitter terminals for parallel-connected IGBTs, the actual gate-emitter voltage drop ($V_{GE}=V – VE$) will be decreased, because an electrical potential difference may appear, depending on how well the collector current can flow through this resistance. So, the IGBTs’ output characteristics change and the collector current decline.

Therefore, in order to reduce this imbalance, it is necessary to make the wiring on the emitter side as short and as uniform as possible as well as to apply the gate voltage between gate terminal and additional emitter terminal.

![Fig. 8-2](image)

1.3 Tj dependence of output characteristics and current imbalance

Tj dependency of output characteristics deeply affects current imbalance. Here, output characteristic, whose VCE(sat) is higher and lower with the increase of Tj, is respectively defined as the positive and negative Tj dependency. Fig. 8-3 shows the representative output waveform with negative and positive dependency, which are 100A rating. Collector current at the same Vce is decreased as Tj is increased in case of positive dependency.

As described 1-1, shared current of IGBT with lower VCE(sat) is larger at the parallel connecting. Therefore, steady-state loss is larger for IGBT with lower VCE(sat) than another to increase junction temperature. In this way, in case of positive dependency of IGBT, this leads to make shared current between them balanced. On the contrary, in case of negative dependency, current sharing is act as opposite work. Therefore, you need to pay attention to current imbalance in designing the machines or components. Selecting the IGBTs with the positive dependency of output characteristic is recommended when IGBTs are parallel-connected, because IGBTs with positive dependency of output characteristic are relatively easier to use for parallel
connection of IGBTs than that with negative one. Further, for IGBT series after 4th generation S-series, 
Tj dependency of output characteristic is positive. Please refer to the each series specification for 
details of Tj dependency of output characteristic.

1.4 Deviation of VCE(sat) and current imbalance rate

Ratio of shared current in parallel 
connection is called as current 
imbalance rate, which is determined by 
deviation of VCE(sat) and Tj 
dependency of output characteristic.

Fig. 8-4 shows the representative 
relationship between deviation of 
VCE(sat) and current imbalance rate. 
This figure is an example for 2 parallel 
connections of V-series IGBTs. From 
this figure, current imbalance rate is 
found to be larger as deviation of 
VCE(sat) is increased. Therefore, it is 
important to use IGBTs for parallel 
connection, whose deviation of 
VCE(sat) is small, that is, \( \Delta V_{CE(sat)} \) is small.

\[
\alpha = \left( \frac{I_{C1}}{I_{C(ave)}} - 1 \right) \times 100
\]

\[ \Delta V_{ce(sat)} \text{ at } T_j=25^\circ C \text{ (V)} \]

\[ \text{Current imbalance rate } \alpha \text{ at } T_j=125^\circ C \text{ (%)} \]

![Fig. 8-4 Deviation of V_{CE(sat)} and current imbalance rate](image)

1.5 Derating in parallel connection using many numbers of IGBTs

Derating (Decrease of total current) is needed in consideration with current imbalance in parallel 
connection of IGBTs.

When \( n \)-number of modules are connected in parallel, the following shows the maximum current that 
can be applied under the worst case conditions where the entire current is concentrated into one 
module, whose VCE(sat) is the smallest. Therefore, available maximum current \( \Sigma I \) is expressed by \( \alpha \), 
which is connected in parallel using 2 modules:

\[
\sum I = I_{C(max)} \left[ 1 + (n-1) \left( \frac{1 - \frac{\alpha}{100}}{1 + \frac{\alpha}{100}} \right) \right] \\
\alpha = \left( \frac{I_{C1}}{I_{C(ave)}} - 1 \right) \times 100
\]

Here \( I_{C(max)} \) represents the maximum current for a single element, \( \Sigma I \) represents the maximum 
current in parallel connection. However, to operate in total current \( \Sigma I \), each module connected in 
parallel is satisfied with the RBSSOA on the specification, Tj(max) for dissipation wattage as well. Note 
especially that Tj rise caused by dissipation wattage is various on the condition such as switching 
frequency, driving condition, cooling condition and snubber condition and so on.

For example, if \( \alpha=15\% \), \( I_{C(max)}=200A \) and \( n=4 \), then \( \Sigma I=643.4A \), and the parallel connected total
current should be set so as not to exceed this value. In this case, Derating of 19.6% is needed. In this way, the parallel connected total current is need to be derated for simply calculating \( n \times I_{C(max)} \).

Fig. 8-5 shows the derating rate for \( \alpha=15\%\). It is found from this figure that derating rate is increased as the parallel number \( n \) is larger. Therefore, derate the total current for parallel connection, depending on the parallel number \( n \). In addition, note that derating rate is various by current imbalance rate.

Because derating rate for this example is a calculated value. It should be determined after confirmation and verification of imbalance current using designed machines.

If you need to change paralleled modules for troubles and/or maintenances, it is recommended that all the paralleled modules be exchanged. In this case, it is recommended that parallel connection be set up using IGBTs with the same production lots.

![Fig. 8-5  Relationship between derating rate and parallel number](image-url)
Current imbalance at switching may be mainly caused by the following two factors:

(1) Module characteristics distribution
(2) Main circuit wiring resistance distribution

2.1 Module characteristics distribution

An IGBTs’ switching current imbalance, especially just before turn-off and after turn-on, is mostly determined by an on-state current imbalance, therefore if the on-state current imbalance is controlled simultaneously as shown previously, so will the switching voltage imbalance.

2.2 Main circuit wiring inductance distribution

Inhomogeneous main circuit wiring inductance caused current sharing. Fig. 8-6 shows the equivalent circuit at parallel connection in consideration with main circuit wiring inductance. When IC1 and IC2 flow through IGBT1 and 2 respectively, shared currents for them are approximately decided by the ratio of main circuit wiring inductance, LC1+LE1 and LC2+LE2. So, main circuit wiring is need to be connected as equally as possible in order to relieve current imbalance at switching. However, even if ideal wiring inductance of LC1+LE1=LC2+LE2 is realized, the difference between LE1 and LE2 causes the current imbalance as described bellows.

Inhomogeneous inductance between LE1 and LE2 causes the different inductive voltage originated di/dt at turn-on. This difference between their inductive voltages affects current imbalance more, because it biases to different way to gate to emitter voltage.

If the inductance of the main circuit is large, then the spike voltage at IGBT turn-off will also be high. Therefore, for the purpose of reducing wiring induction, consider setting the modules that are to be connected in parallel as close together as possible and making the wiring as uniform as possible.
3 Gate drive circuit

It would be worried that duration until switching (turn-off or turn-on) is varied by the delay time of gate driving unit (GDU), when each gate of parallel-connected modules is driven by each GDU, separately independent on the number of modules. Therefore, it is recommended that all the gates are driven by just only a GDU, when connecting modules in parallel. This can lead the decrease of deviation for different duration until switching.

At the same time, connect gate resistances between gate terminal of each module and a GDU so as to avoid the gate voltage oscillation caused by coupling gate wiring inductance with input capacitance of IGBT as shown in Fig.8-7.

As stated previously, if the drive circuit’s emitter wiring is connected in a different position from the main circuit, then the modules’ transient current sharing (especially at turn-on) will become imbalanced, because LE1 is different from LE2 as described in Fig.8-6.

In general, IGBT modules have an auxiliary emitter terminal for use by drive circuits. By using this terminal, the drive wiring of each module becomes uniform, and transient current imbalances attribute to drive circuit wiring can be controlled. Furthermore, be sure to wind the drive circuit wiring tightly together, and lay it out so that it is as far away from the main circuit as possible in order to avoid mutual induction.

4 Wiring example for parallel connections

As described before, pay attention in order to connect the modules in parallel. Fig.8-7 shows the equivalent circuit with parallel-connected 2in1 modules. From this figure, it is found that all the wiring to parallel-connected IGBTs (IGBT1 and IGBT2) are connected symmetrically. This can realize the better current sharing.

Fig.8-9 shows the switching waveform with the two IGBT modules connected in parallel. IGBT modules of 1000A/1700V were applied. It is found from this figure that almost uniform current flows are realized, and current imbalance rate is only 2%.

Symmetrical wiring can help the much better current sharing.
Fig. 8-7  Equivalent circuit with parallel-connected 2in1 modules
(Make the wiring RC1=RC2, RL1=RL2, RE1=RE2  LC1=LC2, LL1=LL2, LE1=LE2)

Fig. 8-8 Switching waveform with the two IGBT modules connected in parallel
(1000A/1700V 2in1module : 2MBI1000VXB-170-50)

VGE

VCE

Conditions
Vcc=1200V,
Ic=3000A,
Vge=+15/-15V
Rg=+1.2/-1.8ohm,
Tj=125deg.C


Ic1=1530A (2%upper)

Ic2=1470A (2%lower)
Chapter 9

Evaluation and Measurement

CONTENTS

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Application scope</td>
<td>9-1</td>
</tr>
<tr>
<td>2 Evaluation and measurement methods</td>
<td>9-2</td>
</tr>
</tbody>
</table>

This section explains the method of evaluating the IGBT module characteristics and the measurement methods.

1 Application scope

This chapter provides instructions on how to evaluate the characteristics of IGBT modules used in power electronics having a switching frequency of several kHz to 100 kHz and an equipment capacitance of several hundred VA or more. It also provides instructions on how to measure IGBT module voltage and current.

2 Evaluation and measurement methods

2.1 Evaluation and measurement method summary

While power electronic test equipment is always under development, and it is necessary to evaluate the characteristics of a semiconductor device and measure its performance during its installation into circuits, use the correct equipment to capture this information.

Table 9-1 gives a summary description of the evaluation items and measurement methods.
### Table 9-1  Evaluation item and measurement method summary.

<table>
<thead>
<tr>
<th>No.</th>
<th>Evaluation item</th>
<th>Measured quantity</th>
<th>Measurement methods</th>
<th>Measuring equipment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Isolation voltage</td>
<td>Voltage</td>
<td>With the module terminals shorted, apply a voltage between the conductive part and the frame of the device.</td>
<td>Isolation voltage tester</td>
</tr>
<tr>
<td>2</td>
<td>Collector– Emitter voltage</td>
<td></td>
<td>With the Gate and Emitter shorted, apply test voltage to the Collector and Emitter. *If the applied test voltage exceeds the V rating of components connected to C &amp; E, disconnect those components.</td>
<td>Curve tracer</td>
</tr>
<tr>
<td>3</td>
<td>Collector-Emitter saturation voltage</td>
<td></td>
<td>Perform measurements with a voltage clamping circuit inserted between the Collector and Emitter to bypass the effect of the amplifier built in the oscilloscope. *Static characteristics can be measured with a curve tracer or pulse f&lt;sub&gt;FE&lt;/sub&gt; meter.</td>
<td>Oscilloscope</td>
</tr>
<tr>
<td>4</td>
<td>Spike voltage</td>
<td></td>
<td>Measure the voltage between the modules terminals directly for both the Collector and Emitter.</td>
<td>Oscilloscope</td>
</tr>
<tr>
<td>5</td>
<td>Switching time</td>
<td>Voltage, Current</td>
<td>Measure the required voltage and current waveform according to the switching time definition.</td>
<td>Oscilloscope, Current probe</td>
</tr>
<tr>
<td>6</td>
<td>Current sharing at parallel connection</td>
<td>Current</td>
<td>Measure the current through each device using current transformers for measurement.</td>
<td>Oscilloscope, Current probe</td>
</tr>
<tr>
<td>7</td>
<td>Switching loss</td>
<td>Voltage, Current</td>
<td>The product of the current and voltage is integrated during the switching time. (1) Calculate from the voltage and current waveforms. (2) Use a measuring instrument having math computing capability.</td>
<td>Oscilloscope</td>
</tr>
<tr>
<td>8</td>
<td>Operating locus</td>
<td></td>
<td>Plot the current and the voltage during switching action in current-voltage graph.</td>
<td>Oscilloscope with an X-Y display facility</td>
</tr>
<tr>
<td>9</td>
<td>Case temperature</td>
<td>Temperature</td>
<td>Measure on the copper base under the IGBT chip. *The case temperature measurement location is shown in chapter 3.</td>
<td>Thermocouple thermometer</td>
</tr>
<tr>
<td>10</td>
<td>Junction temperature</td>
<td></td>
<td>Have a calibration curve for the junction temperature and device characteristics created with regard to the temperature dependence of the device characteristics (for example, on resistance) and then measure the characteristics of the device in operation to estimate the junction temperature. *The method of measuring the junction temperature using the IR camera directly.</td>
<td>IR camera</td>
</tr>
</tbody>
</table>
2.2 Voltage measurement

Voltage measurement relates to the measurement of such voltages as the transient voltage during switching action, the voltage in the brief on-state following switching action etc. Note that the accuracy of voltage measurement is affected by the noise interferences imparted from large-amplitude fast switching action.

(1) Measuring apparatus and calibration

Voltages are usually measured using an oscilloscope for the measuring apparatus, because their waveform, as well as the measurement value, is important. Voltage probes are used for voltage measurement.

The time constants of the voltage divider RC of the probe and oscilloscope vary depending on the oscilloscope-probe combination. Before using the probe, carry out probe compensation to achieve uniform attenuation across the frequency range by using the calibrator output and voltage of the oscilloscope.

With an appropriate sensitivity setting (generally, 3 to 4 div amplitude on the display screen), set the input coupling to DC. Exercise caution in selecting the probe, because the adjustment capacitance of the probe and the input capacitance of the oscilloscope must match to enable adjustment.

The selection of oscilloscopes and probes are shown in sections 9-5 and 9-6.

(2) Saturation voltage measurement

Generally, while the circuit voltage under which an IGBT is used comes as high as several hundred Volts, the saturation voltage is as low as several Volts. Because the size of the screen used in an oscilloscope is generally finite, raising the voltage sensitivity in an effort to read the saturation voltage accurately will result in the display of a waveform that is different from the actual waveform, primarily because of the effect of the saturation of the oscilloscope's internal amplifier.

Accordingly, the IGBT saturation voltage during the switching action cannot be known by directly measuring the voltage between the device collector and emitter. Therefore, measure the saturation voltage by adding a voltage clamping circuit shown in Fig.9-1.

In Fig.9-1, the Zener diode (ZD) limits the high voltage when the IGBT is turned-off. Generally, a Zener diode of 10V or less is used. R denotes a current-limiting resistance. Because a large proportion of the circuit voltage is applied to this resistance when the IGBT is turned-off, the resistance must have a relatively large value. The diode (D) prevents the charges built in the junction capacitance of the Zener diode (ZD) from discharging, and also prevents a filter from being formed of the junction capacitance and the current-limiting resistance.
(3) Spike voltage measurement (Collector – emitter voltage measurement)

While IGBTs offer the benefit of fast switching, they have a high ratio of turn-off current change (-di/dt), inducing a high voltage in the main circuit wiring inductance (Ls) of the equipment. This voltage is superimposed over the DC circuit voltage to create a spike voltage to the module. It is necessary to verify that this voltage has a predefined voltage margin, established by the designer, with respect to the maximum voltage ratings.

The spike voltage can be measured at the terminals of the module with an oscilloscope and then directly reading the value on the screen. When making these measurements, keep the following precautions in mind:

(I) Use a probe and an oscilloscope having a sufficient frequency bandwidth.

(II) Adjust the oscilloscope sensitivity and calibrate the probe.

(III) Connect the measurement probe directly to the module terminals.

A voltage of the polarity shown in Fig. 9-2 is induced in the circuit inductances during turn-off. Note that in cases where V_{CA} instead of V_{CE}, is measured at this point as an initial voltage, then a voltage lower than V_{CE} by \(-L*di/dt\) will be erroneously measured.

(IV) Keep the probe measurement leads as short as possible.

(V) Keep probe leads away from high di/dt areas so that noise interferences are not picked up.

If the voltage probe is connected to the circuit under the IGBT, the reference potential of the oscilloscope would equal the switching circuit. If there is a large ground potential variation in the switching circuit, common-mode current would flow through the power line of the oscilloscope, causing its internal circuit to malfunction. Noise interferences can be verified, for example, by:

(I) Debating whether the standing wave can be logically explained.

(II) Comparing with wave forms observed on a battery-powered oscilloscope that is less susceptible to noise interferences.
(4) **Gate voltage measurement (Gate-emitter voltage measurement)**

Although the gate-emitter voltage, like the initial voltage, can be directly measured on an oscilloscope, care should be taken to prevent noise interferences during probe connection and disconnection. This is largely due to the high impedance of the signal source and the gate resistance connected in series with the gate of the IGBT.

The measurement deserves similar attention as in the initial voltage measurement.

### 2.3 Current measurement

Current probes are used for current measurement. Because practical devices have their main circuitry downsized to cut wiring inductances and simplify their geometry, the wiring needs to be extended to measure the device current. A current transformer can be used to minimize the wiring extension and thus to cut its effect as much as possible. The use of current transformers is also necessary to make up for the limited measuring capacity of the current probe.

A current probe maintains insulation from the conductive part to enable current measurement, but, in addition to being an electromagnetic induction-based detector, it has such a low signal level that it is susceptible to induction-caused noise interferences. Care should be taken, therefore, to guard against noise interferences.

(1) **Current detectors**

Table 9-2 lists examples of the current detectors.

<table>
<thead>
<tr>
<th>No.</th>
<th>Description</th>
<th>Model</th>
<th>Brand</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC current probe and power supply required</td>
<td>Model A6302</td>
<td>Sony Tektronix</td>
<td>Maximum circuit voltage: 500V Up to 20 A at DC to 50 MHz Up to a peak pulse current of 50A</td>
</tr>
<tr>
<td>2</td>
<td>Model A6303</td>
<td></td>
<td></td>
<td>Maximum circuit voltage: 700V Up to 100A at DC to 15MHz Up to a peak pulse current of 500 A</td>
</tr>
<tr>
<td>3</td>
<td>AC current probe</td>
<td>Model P6021</td>
<td></td>
<td>Maximum circuit voltage: 600V Up to 15Ap-p at 120Hz to 60MHz, Peak pulse current: 250A</td>
</tr>
<tr>
<td>4</td>
<td>Model P6022</td>
<td></td>
<td></td>
<td>Maximum circuit voltage: 600V Up to 6Ap-p at 935Hz to120MHz Peak pulse current: 100A</td>
</tr>
<tr>
<td>5</td>
<td>ACCT</td>
<td>Varied</td>
<td>Pearson</td>
<td>Less than 35MHz</td>
</tr>
<tr>
<td>6</td>
<td>AC current probe with a Rogowski coil</td>
<td>CWT</td>
<td>PEM</td>
<td>Current range: 300mA to 300kA Bandwidth: 0.1Hz to 16MHz</td>
</tr>
</tbody>
</table>

(2) **Current probe sensitivity check**

Before making any measurements, it is necessary to check the probe sensitivity. Use the calibrator output of the oscilloscope or use an oscillator to calibrate the current probe shown in Fig.9-3.

The measurement method of Fig.9-3 uses resistance R (No induced drag is used). Both voltage (e) and R is measured. This voltage (e) is divided by R and current (i) is obtained. These currents are compared with the shape of waves of the current probe and checked for accuracy. If the current (i) is too small, increase primary winding of the current probe.
(3) Current measurement method

Fig. 9-4 shows where current transformers (CT) are inserted to measure the current through a semiconductor device, and the method of current measurement with two devices connected in parallel.

When the current of T11 on the part of a positive arm is measured, the second side current of CT1 is measured with the current probe. Moreover, the current of T12 measures the side current of the second ditto CT2 with the current probe. The current of the positive side arm (total of the current of the current of T11 and T12) can be measured with the same current probe by measuring in bulk after the direction of the second side current of CT1 and CT2 is matched. Please refer to sections 9-6 and 9-7 for the application of the current probe and transducers.

2.4 Switching loss measurement

The switching loss must be the loss generated between the two instants of time at which switching starts and at which the effect of switching is lost. The turn-on loss, for example, is the loss that is generated after the gate and source are forward-biased until the drain-source voltage reaches the saturation voltage. The switching loss is generally expressed in terms of the energy generated per instance of switching.

Fig. 9-5 shows examples of switching waveforms and switching losses. Correct current and voltage waveform measurement is prerequisite to switching loss measurement. Note that when current and voltage are measured simultaneously, the common-mode current flowing from the voltage probe causes the current waveform to be distorted. The presence or absence of a common-mode effect can
be determined by comparing the current waveforms associated with the availability and non-availability of voltage probes. If the current waveform is distorted, insert common-mode chokes (cores with excellent high frequency characteristics having a cable wound on them) into the voltage probe and oscilloscope power cables as shown in Fig.9-6 to alleviate the distortion.

Equally important is the settings of reference 0V and 0A. Note that, in current measurement operations using an AC current probe, the position of 0A varies depending on the measurement current value and the conduction ratio.

\[
P_D = V_{CE} \times I_C
\]

\[
E_{on} = \int_{t_0}^{t_1} V_{DS} \times I_D \, dt
\]

\[
E_{off} = \int_{t_3}^{t_2} V_{DS} \times I_D \, dt
\]

**Fig. 9-5** Switching losses

**Fig. 9-6** Inserting common mode chokes
2.5 Selecting oscilloscopes

Because oscilloscopes vary in terms of functionality and performance, it is important to select the right oscilloscope to suit the measurement items required and the rate of change in the signal of interest. This section provides a summary description of the signal source rise time and the frequency bandwidth requirements for the oscilloscopes to be used.

(1) Relationship between the rise time of a pulse waveform and the frequency band

The rise time of a pulse waveform is defined as the time needed for the voltage to vary from 10% to 90% as shown in Fig. 9-7.

![Fig. 9-7 Definition of the rise time of a pulse waveform](image)

Assuming that the rise time is Tr and the frequency at which -3 dB is attained is F_{-3dB}, then the following relationship holds between them:

\[ T_r \times F_{-3dB} = 0.35 \]  

(1)

(2) Signal source rise time (\( T_{r1} \)) and oscilloscope selection

Fig. 9-8 shows the rise time of each component of an actual system of measurement.

![Fig. 9-8 System of measurement and component rise time](image)

The rise time \( T_{r0} \) of the waveform displayed on the CRT screen of the oscilloscope is determined by the component rise time and is expressed as:

\[ T_{r0} = \sqrt{T_{r1}^2 + T_{r2}^2 + T_{r3}^2} \]  

(2)

A correct reproduction of the waveform of the signal source is accomplished by setting \( T_{r0} = T_{r1} \). Assuming that:
\[ \varepsilon = \frac{T_{r0} - T_{r1}}{T_{r1}} \times 100 \% \], \[ k = \frac{T_{r2} + T_{r3}}{T_{r1}} \]  

If Eq. (2) is used to determine the relationship between \( \varepsilon \) and \( k \), it would be as tabulated in Table 9-3.

**Table 9-3  Waveform measurement errors, and signal source and measuring apparatus startup time ratios**

<table>
<thead>
<tr>
<th>( \varepsilon ) (%)</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>( K )</td>
<td>7</td>
<td>5</td>
<td>4</td>
</tr>
</tbody>
</table>

According to these relationships, the sum total of the probe and oscilloscope startup times must not exceed one fourth of the rise time of the signal source. (Exp. \( T_{r0} = 3.5 \text{ns}, \varepsilon = 3\% \), \( 3.5/4 = 0.87 \text{ ns} \))

If the startup time of the probe is disregarded, solving Eq. (1) gives the required frequency band of the oscilloscope as \( 0.35/0.87 \times 10^{-9} = 4 \times 10^8 \), or 400 MHz. Accordingly, an oscilloscope having a frequency band of 400 MHz or above must be used.

Thus, the selection of the oscilloscope to be used should reflect the rise time of the signal of interest.

### 2.6 Selecting probes

Probes are available in two types as mentioned earlier: voltage probes and current probes.

This section provides basic hints on selecting probes and their usage tips.

#### 2.6.1 Voltage probes

1. **Rise time**

   It is important to allow for a frequency band for the probe to be used that is in accordance with the rise time of the signal of interest as explained in 9.7. The concept of probe selection is similar to the concept of oscilloscope selection and is not defined here.

2. **Effects of the signal source impedance and probe capacitance on the rise time**

   An electrical equivalent circuit of the system of measurement is shown in Fig. 9-9, in which \( R_1 \) and \( C_1 \) denote the output impedance and capacitance of the signal source, respectively, and \( R_2 \) and \( C_2 \) denote the input impedance and capacitance of the oscilloscope, respectively.

![Electrical equivalent circuit of the system of measurement](image)

The rise time \( T_r \) of the C-R filter can be expressed by:

\[ T_r = 2.2 \times R \times C \]

In Fig. 9-9, \( R \) and \( C \) can be expressed in equations as:
The following facts become apparent from these relationships:
1) The higher the output impedance of the signal source, the longer the rise time becomes.
2) This also holds true with probes or oscilloscopes having a large capacitance:

\[ R = \frac{R_1 \times R_2}{R_1 + R_2} \quad C = C_1 + C_2 \]

For example, if the signal of a signal source (R1 = 500Ω, C1 = 2 pF) is measured using an ordinary passive 10:1 probe (C2 = 9.5 pF, R2 = 10 MΩ), a rise time of 12ns, would result from the connection of the probe, compared with 2.2 ns without its connection, generating a significant error.

(3) Probe selection
Table 9-4 summarizes the conditions for selecting probes to suit specific measurement objectives and tips on measurement using these probes.

<table>
<thead>
<tr>
<th>Item</th>
<th>Amplitude measurement</th>
<th>Rise time</th>
<th>Phase difference</th>
</tr>
</thead>
<tbody>
<tr>
<td>Probe requirements</td>
<td>The input impedance must be high in the working frequency band.</td>
<td>A sufficient frequency band is available for the rise time of the signal source.</td>
<td>Low input capacitance Matched cable lengths and characteristics</td>
</tr>
<tr>
<td>Directions</td>
<td>The pulse width is at least five times the time constant of the probes and the oscilloscope. Select a signal source of the lowest impedance possible.</td>
<td>The pulse width is at least five times the time constant of the probes and the oscilloscope. Select a signal source of the lowest impedance possible.</td>
<td>Measure the probe-to-probe time difference beforehand. *A 3.5-feet probe has a delay of 5 ns.</td>
</tr>
</tbody>
</table>

(4) Directions
Correct signal measurement requires an understanding of the characteristics of probes to make a correct choice. Key items to consider when selecting a probe are listed below.

a. Does the probe have the current range to measure the desired target voltage/current.
b. Is the frequency bandwidth of the probe correct for the measurement?
c. Is the maximum input (withstand voltage) adequate?
d. Will the loading effect of the probe cause a false reading? (optimal measuring points)
e. Is the ground (earth wire) connected properly?
f. Are there mechanical or physical strains?

In measuring fast switching pulses, grounding should be checked carefully. In this case, resonance could arise from the inductance of the ground lead and the probe capacitance. Such resonance would be particularly pronounced in a broadband oscilloscope. Shortening the probe ground lead to ground and the tip can reduce resonance or oscillation. An adapter usually comes with each voltage probe as an accessory for this purpose.

In addition, a ground lead may be connected to each individual probe to guard against induction-caused noise interferences shown in Fig. 9-10. The points to which the ground leads are connected must have equal potentials in this case.
2.6.2 Current probes
The types of current probes available are as described in 2.3. This section focuses on tips on using current probes in actual applications.

(1) Current probe selection
Current probes are available in two types as mentioned earlier: DC current probes and AC current probes. AC current probes, with their better noise immunity, are recommended for use in measuring current waveforms during fast switching action.

If a DC or low-frequency AC current is introduced through an AC current probe, the core in the probe would be saturated to suppress output. To measure the switching action of an IGBT used in a circuit that deals with a DC or low-frequency AC, some techniques are necessary, such as fabricating and using a timing control circuit to simulate the actual action.

(2) Use precautions
a. A ferrite core is housed in the tip of a current probe. The ferrite core is extremely vulnerable to impact and must be protected against dropping.
b. Be careful not to exceed the ratings.
   - Withstand voltage: If the circuit voltage is high, cover the measuring point with a voltage-resistant tube.
   - Maximum RMS current immunity: Limited by the power capacitance of the secondary circuit in the probe transformer. The probe could be burned if this limit is exceeded.
c. With a voltage clamping circuit, perform measurement with the current probe being securely clipped to the circuit.
d. Do not release the secondary side of the circuit with the current probe clipped to the circuit. (Without a terminator in position, a high voltage could be generated on the secondary side.)
e. Insertion impedance
   Inserting the probe into position generates an insertion impedance on the primary side of the circuit. It is important to ensure that the insertion impedance does not affect the measuring object. Assuming that the probe is an ideal transformer, the insertion impedance can be expressed in Fig.9-1.
2.7 Using current transformers

A current transformer is used to ease the constraint on the working range of a current probe and to minimize the effects partial modifications made to measurement purposes may have upon circuit performance. For information on the locations where current transformers are inserted and instructions on how to measure current, see Fig. 9.3.

Assuming that the number of turns (secondary) of the transformer is \( N \), and the primary current is \( I_1 \) and the secondary current is \( I_2 \), an ideal transformer would meet the relationship \( I_2 = I_1/N \). With the excitation current taken into account, the relationship can be rewritten as:

\[
I_0 = I_1 - N \times I_2
\]

The excitation current must be a small value because it creates a measurement error. Check the value of \( N \) with regard to the transformer, measure \( I_1 \) and \( I_2 \) and calculate \( I_0 \) from the equation above to make sure that the measurement accuracy is acceptable.

Next, check the direction of the current flow. Current flows through the secondary winding in such direction that a magnetic flux generated in the core by the primary current is canceled.

Be careful not to drop the ferrite core because it could be damaged.
Chapter 10
EMC Design of IGBT Module

CONTENTS

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 General information of EMC in Power Drive System</td>
<td>10-1</td>
</tr>
<tr>
<td>2 EMI design in Power Drive System</td>
<td>10-4</td>
</tr>
<tr>
<td>3 EMI countermeasures in applying IGBT modules</td>
<td>10-10</td>
</tr>
</tbody>
</table>

In this chapter, EMC measures when IGBT module is applied are introduced.

1 General information of EMC in Power Drive System

Recently EMC measures coping with European CE Marking and Japanese VCCI (Voluntary Control Council for Information Technology Equipment) standards are indispensable in designing power electronic equipments such as Power Drive System (PDS) and Uninterruptible Power Source (UPS) using IGBT modules.

EMC is Electro Magnetic Compatibility, which is classified into EMI (Electro Magnetic Interference) and EMS (Electro Magnetic Susceptibility). EMI is adverse effects of electronic devices on peripheral equipments, and it is also called Emission. There are two kinds of EMI, one is conducted emission which leaks to power line and the other is radiated emission radiated as electromagnetic wave. EMS means immunity performance of electronic devices against disturbance, such as electromagnetic wave, voltage sag, electrostatic discharge, EFT/burst and lightning surge from the surrounding and it is also called Immunity. These are simplified as shown in Fig.10-1.

Since IGBT modules turn on and off several hundreds of voltage and several hundreds of current in several hundreds nanoseconds, both conducted emission and radiated emission are easily generated due to high dv/dt and di/dt of IGBT module. It is important to reduce those emission when designing power electronics equipments.

In this chapter, effects of switching on others (EMI characteristics), which tend to become troubles in the application of the IGBT module, and countermeasures are introduced.
1.1 EMI performance

The IGBT module is used for equipments in a wide range of application field and power including such home appliance as air-conditioner and refrigerator, automobile and traction system as well as industrial PDS. Here are EMI standards related to PDS including general-purpose motor drive which is one of main application of the IGBT module.

(1) Conducted emission

In IEC61800-3, the limits (QP (Quasi-Peak) values) of the conducted emission are stipulated as shown in Fig.10-2 for PDS (Power Drive System).

The limits in the standard are classified into Category (C1) applied for equipments used in commercial area and Category (C2, C3) applied for equipments used in industrial area, and the industrial PDS are so designed as to clear Category C3 limits.
(2) Radiated emission

Fig. 10-3 shows the standard limit values of radiated emission for each category. The category classification is defined as Fig. 10-4.

IEC61800-3, Radiated Emissions
(Frequency:30MHz~1GHz (radiated emissions), 3meters’ method)

Fig.10-3 Limits of Radiated Emissions in IEC61800-3

Fig.10-4 Category Classification in IEC61800-3
2 EMI design in Power Drive System

2.1 Common mode and normal mode noise

The propagation path of conducted emission is mainly classified into two types, normal mode and common mode.

The normal mode noise is generated by high \( \frac{dv}{dt} \) and \( \frac{di}{dt} \) due to switching of IGBT, is propagated in the main circuit and appears as noise at AC input terminal and output terminal. The path of the normal mode noise is shown in Fig. 10-5.

![Fig.10-5 Path of Normal Mode Noise](image)

On the other hand, the common mode noise is generated by potential fluctuation against ground due to charge and discharge of stray capacitance existing between main circuit and ground and in the transformer, and noise current is propagated through the ground line. The path of common mode noise is shown in Fig. 10-6.

![Fig.10-6 Path of Common Mode Noise](image)

With actual equipment, there is impedance imbalance in the wirings of phases (e.g. R/S/T phase), and so the normal mode noise is changed to the common mode noise via the ground line (Fig. 10-7) or reversely the common mode noise is changed to the normal mode noise. In actual noise spectrum, therefore, it is very difficult to separate the noise through the normal mode path and the noise through the common mode path. As general caution, it is necessary to prevent the imbalance as much as possible for the phase wirings.
2.2 Measures against EMI noise in PDS

Fig. 10-8 shows general measures against noise in Power Drive System (PDS).
It is possible to control noise (mainly harmonics current and conducted emission) occurring in PDS by inserting such countermeasure parts as commercial noise filter and reactor.
The effects of the parts are as follows.

1. **Common mode reactor**
   This is a reactor of the common mode to be inserted in the input/output line. It is effective for controlling noise up to the band of several MHz.

2. **Surge protective device (Arrester)**
   This is installed to protect the PDS from induced common mode and normal mode lightning inflowing from the input power line.

3. **Input filter**
   This, composed of L and C, R, controls noise outflowing to the input power line. Various products having different noise attenuation characteristics are available in the market and proper selection should be made in accordance with the specification and purpose. Since attenuation effect may be inferior depending on the installation method, proper wiring and installation are required in accordance with the instruction manual.

4. **Output filter**
   This is used for controlling surge voltage applied to the motor and controlling noise induced from the output cable.

Such filters as described above to be installed outside the PDS are effective for noise control in the bands of 100kHz to several MHz, but may be less or not effective for higher bands (conducted emissions of 10MHz or higher and radiated emissions of 30MHz or higher).

This is because the frequency characteristics of filters are limited, and in order to effectively control emissions over a wide range of frequency, it is necessary to install optimum filters to meet the respective frequency.

### 2.3 Occurrence mechanism of emission attributable to module characteristics

One of factors to cause emission near the range of 10MHz to 50MHz is wiring inductance and/or stray capacitance around the IGBT module in the PDS, and it is considered that resonance occurs accompanying switching. In this section, the mechanism of emissions occurring around the IGBT and the countermeasures are introduced.
Fig. 10-9 shows the block diagram of a typical power drive system. In this figure, AC power source is rectified into DC by rectifier diodes and then reversely converted into AC by switching at high frequency the IGBT of the inverter portion, thereby achieving variable speed driving of the motor. The IGBT module and rectifier diode are mounted on a cooling fin, and this cooling fin is a part of a PDS body and is normally grounded for safety.

In this system, the metal base of IGBT module mounted on a cooling fin and the electric circuit side such as IGBT chip are insulated each other by a highly thermal conductive substrate. (For the detailed structure of the module interior, see Chapter 1)

A snubber capacitor which suppresses surge voltage is connected to the IGBT of the inverter portion.

In the area of MHz order such as radiated and conducted emission, however, the wiring inductance, stray capacitor which are not appeared on circuit diagram may give large effects.

Fig. 10-10 shows a schematic diagram of PDS in such high-frequency bands as hundreds of kHz to tens of MHz. At a high frequency, stray capacitance and stray inductance existing in IGBT module and electrical parts give a very large effect. On the wiring around IGBT module, tens to hundreds nano henry of stray inductance may exist, and on the insulating substrate described above, hundreds piko farad of stray capacitance exists. There exists Junction capacitance at the PN junction of the IGBT itself.
Assuming, for example, that the stray inductance of the wiring is 200nH and the stray capacitance of the substrate is 500pF, and if they are looped, the resonance frequency $f_0$ of the loop is calculated as Fig. 10-11.

$$f_0 = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{200\text{nH} \times 500\text{pF}}} \approx 16\text{MHz}$$

Fig.10-11 Resonance phenomenon between stray inductance and stray capacitance

If switching of IGBT becomes a trigger and the resonant current of 16MHz flows in the loop, the resonant current will generate conducted emission and radiated emissions. In the case shown in Fig. 10-10 common mode noise current of 16MHz via the insulated substrate of IGBT module flows out to the ground line, and it is propagated to the input power line and appears as the peak of conducted emissions. If this resonance frequency becomes 30MHz or higher, it is observed as radiated emissions.

Table 10-1 shows an example of stray capacitance and inductance values of circuit components.

<table>
<thead>
<tr>
<th>Circuit Components</th>
<th>Stray Capacitance</th>
<th>Stray Inductance</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Between P and N terminals of IGBT module</td>
<td>—</td>
<td>20~40nH</td>
<td></td>
</tr>
<tr>
<td>IGBT chip</td>
<td>100~200pF</td>
<td>—</td>
<td>Voltage dependency is large</td>
</tr>
<tr>
<td>Snubber capacitor</td>
<td>—</td>
<td>20~40nH</td>
<td></td>
</tr>
<tr>
<td>Insulated substrate</td>
<td>500~1,000pF</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>Electrolytic capacitor</td>
<td>100pF</td>
<td>—</td>
<td>Between internal electrode and mounting metallic band</td>
</tr>
<tr>
<td>Iron-core reactor</td>
<td>50~200pF</td>
<td>—</td>
<td>At several MHz or higher a reactor works as a capacitor.</td>
</tr>
<tr>
<td>Varister</td>
<td>100~200pF</td>
<td>—</td>
<td>The higher voltage resistance is, the smaller stray C is.</td>
</tr>
<tr>
<td>Motor</td>
<td>13,000pF</td>
<td>—</td>
<td>Example of 3-phase 15kW induction motor</td>
</tr>
<tr>
<td>Shielded 4-core cable</td>
<td>Hundreds of pF</td>
<td>Hundreds of nH</td>
<td>Per meter</td>
</tr>
<tr>
<td>Wiring busbar</td>
<td>—</td>
<td>Hundreds of nH</td>
<td>About 100nH per 10cm</td>
</tr>
</tbody>
</table>

In an actual system, these components are connected in a complicated way, and an unintended L-C resonance circuit will be formed. Due to the IGBT switching, resonance current will be occurred in the L-C circuit and will generate peak value of conducted emission and radiated emission.
Table 10-2 and Fig. 10-12 show resonance loops that tend to cause the peaks in the conducted and radiated emissions.

### Table 10-2  Example of Resonance Loops in PDS

<table>
<thead>
<tr>
<th>Frequency</th>
<th>Conducted/radiated</th>
<th>Normal/common</th>
<th>Path</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1) 1~4MHz</td>
<td>Conducted</td>
<td>Common</td>
<td>Motor capacitance ~ wiring inductance</td>
</tr>
<tr>
<td>(2) 5~8MHz</td>
<td>Conducted</td>
<td>Common</td>
<td>DBC substrate capacitance and wiring inductance</td>
</tr>
<tr>
<td>(3) 10~20MHz</td>
<td>Conducted</td>
<td>Common</td>
<td>DBC substrate capacitance and wiring inductance</td>
</tr>
<tr>
<td>(4) 30~40MHz</td>
<td>Radiated</td>
<td>Normal</td>
<td>Device capacitance ~ snubber capacitor</td>
</tr>
</tbody>
</table>

The wire length (inductance) and stray capacitance vary depending on the system configuration, but approximate resonance frequency can be estimated by roughly calculating inherent stray L and C values in a subject system.
2.4 Frequency bands affected by IGBT module characteristics

As aforementioned, the frequency of the conduction noise for a power drive system such as general-purpose motor drive is 150kHz ~ 30MHz. Fig. 10-13 shows an example of measured data of the conducted emissions in PDS. As shown in Fig. 10-13, the conducted emission is highest near 150kHz, and as the frequency becomes higher, it is mildly attenuated. In the spectrum of the conducted emissions, the harmonics of rectangular switching waveform at the carrier frequency (several kHz ~ 20kHz) appears, and therefore, it is hardly affected by the switching characteristic of the IGBT module itself. This is because, as shown in Fig. 10-14, the voltage rise time and fall time in the switching of IGBT module are about 50~200 nanoseconds which is equivalent to 2~6MHz in terms of frequency, and in the frequency band lower than this, spectrum of conducted emission does not depend on the rise time and fall time of IGBT module.

![Graph showing conducted emissions and frequency bands](image)

**Fig.10-13 Example of Conducted Emission of PDS**

![IGBT Voltage Waveform and Frequency Spectrum](image)

**Fig.10-14 IGBT Voltage Waveform and Frequency Spectrum**
Fig. 10-15 shows measurement results of radiated emissions (30MHz ~). Like the conducted emissions, the radiated emissions become the highest near 30MHz, which is the lowest frequency of the standard, and tend to attenuate as the frequency becomes higher. As shown in Fig. 10-15, the noise spectrum due to switching of IGBT does not have a sharp peak such as the CPU clock but a relatively broad.

![Graph showing radiated emission spectrum](image)

**Fig.10-15 Radiated Emission Spectrum of 7MBR100U4B120 with Standard Gate Drive**

### EMI countermeasures in applying IGBT module

#### 3 Measures against conducted emissions

##### 3.1 Filter installation

Normally as the measures against the conducted emission, an input filter is installed on the input AC side to prevent the noise current produced in the inverter from outflowing to the AC power line. The input filter is composed of L and C elements, and the cutoff frequency of the filter is so designed that sufficient attenuation will be obtained for the target standard value. Since various filters for preventing emission are marketed by magnetic material and capacitor manufactures, a proper one should be selected in accordance with the relevant standard and necessary input current.

Fig. 10-16 shows reducing effects of an input filter designed for Category C2 of IEC61800-3. The conducted emission that was about 125dBμV at 150kHz without filter was attenuated to 70dBμV thanks to the filter, thus clearing the standard value with the margin of several dBμV.
3.1.2 **Cautions when filter is applied**

In case of an ideal filter, the attenuation becomes large as the frequency increases, but in actual filter circuits, ideal attenuation characteristic can no more be obtained at a certain frequency or higher, as shown in Fig. 10-17. This is because, as aforementioned, stray L and C exist in parts used for the filter circuit, and the attenuating effect tends to decrease at the frequency of 1MHz or higher, like the measurement results of conducted emissions shown in Fig. 10-16.

Furthermore, the peak appears in a high frequency band near 10MHz, and so the margin against the standard is the smallest. Depending on the measuring environment, the level near 10MHz may rise and exceed the standard value.
As one factor of the peak appearing in the band of 10MHz or higher of the conducted emissions, described in the preceding section, the resonance via the insulating substrate of the IGBT module can be cited.

Assuming, for example, that stray capacitance of the insulating substrate and stray inductance of main circuit are such values as shown in Fig. 10-11, the peak value of conducted emissions appears at 16MHz. The LC values of a loop that resonates with the frequency of 10MHz or higher are in the order of hundreds of pF and hundreds of nH, and the causes may be the capacitance of IGBT chip, insulating substrate capacitance and wiring inductance inside the package.

Fig. 10-18 shows an example of common mode circuit model of resonance via the DBC (Direct Bonding Cupper) substrate.

This shows the resonance between the inductance of capacitor connected as an input filter and the substrate capacitance of inverter side module and the resonance between converter and inverter modules. When the filter or varistor is added to prevent emissions, it should be noted that the peak may appear due to the resonance with the parasitic L/C of the filter.

3.1.3 Measures against conducted emissions caused by IGBT module

In order to reduce the peak occurring in the high-frequency band of conducted emissions spectrum as described above, it is necessary to:

[1] to decrease dV/dt of IGBT for switching
[2] to make resonance current smaller by raising the impedance the resonance loop

But there are such demerits as shown below.

[1] IGBT loss will be increased when dV/dt is decreased.
[2] Only increasing/decreasing the constants of L and C will result in moving the resonance frequency, and it is difficult to decrease the peak value. It is impossible to eliminate the stray L and C components structurally and physically.
3.1.3.1  A measure of conducted emissions by adjusting gate resistance

Fig. 10-19 shows an example of conducted emissions spectrum of PDS (with input filter) applying 7MBR75U4B120. From Fig. 10-19, it is known that the peak near 10MHz of the conducted emissions is controlled about 5 dBμV when the gate resistance is 2 times or 3 times as big as standard value.

Even if the gate resistance is increased to 2 times or more, the reducing effect is smaller, and so it is necessary to judge the reducing effect considering the demerit of increased switching loss.

3.1.3.2  Controlling of resonance with ferrite core

The ferrite core is one of parts often used for reducing the emissions. Its equivalent circuit is normally shown as a series circuit of L and R. The characteristics of L and R as magnetic material of the ferrite core are as shown in Fig. 10-21.
If this ferrite core is inserted in the resonance loop to produce the noise peak described above, the following circuit model is made.

![Fig.10-21 Impedance (L, R) Characteristics of Ferrite Core](image)

Fig.10-21 Impedance (L, R) Characteristics of Ferrite Core

By selecting a ferrite core material with optimum impedance characteristic in accordance with the constant (resonance frequency) of the loop, it becomes possible to control the noise peak by damping the resonance.

![Fig.10-22 Equivalent Circuit When Ferrite Core Is Installed](image)

Fig.10-22 Equivalent Circuit When Ferrite Core Is Installed

Fuji Electric Co., Ltd.
Fig. 10-23 shows the impedance characteristic of the resonance loop before and after the core measure is taken. At the resonance point, the impedance becomes the lowest and large resonance current runs, and so the peak occurs in the conducted emissions. By inserting the core here, the impedance is increased, and by damping the resonance, the conducted emissions can be effectively controlled.

Fig. 10-24 and Fig. 10-25 show an example of inserting the common mode/ferrite core in the PDS main circuit and reducing effects, respectively.

Since the loop impedance when no measure is taken is about 8Ω, peak reduction of about 10dB can be achieved by increasing it to about 30Ω by means of the ferrite core.

Unlike the gate resistance method, applying the core can reduce the emissions without increasing the loss of IGBT. In Fuji’s 5th generation IGBT modules, U4 series, the tradeoff between high-speed switching and low-noise characteristic is greatly improved when a core is applied. Furthermore, lower noise of equipment can be achieved without sacrificing the high-speed switching characteristic by arranging the ferrite core effectively. (Various patents are applied)
3.1.4 Measures against radiated emissions of IGBT module

The main cause of the radiated EMI emissions is considered to be the high-frequency L-C resonance produced by the junction capacitance of a semiconductor chips and stray inductance on the wiring (mainly the wiring between a module and a snubber capacitor) that is triggered by high dV/dt produced when the IGBT turns on (a FWD on the opposing arm side acts as reverse recovery) (Fig. 10-26). This is the same occurrence mechanism as the peak in the conducted emissions described above.

Generally, the far electric field $E_f$ at frequency $f$ radiated from a very small current loop (aforementioned L-C loop here) placed in a free space is given by the following formula (Maxwell’s equations).

$$E_f = \frac{1.32 \times 10^{-14}}{r} \cdot S \cdot I_f \cdot \sin \theta \quad (1)$$

$r$: distance from loop, $S$: area of loop, $I_f$: current value of loop, $\theta$: angle from loop surface

From this formula (1), it is known that the $E_f$ is in inverse proportion to the distance from the loop and the loop area is proportional to the loop current.

The current value $I_f$ is given by the following formula.

$$I_f = \frac{E}{Z} \quad (2)$$

$E$: voltage spectrum of switching waveform of IGBT (Fig. 10-14), $Z$: impedance of loop

In order to reduce the radiated emissions, therefore, the following measures may be considered.

[1] Increasing the distance from the loop
[2] Decreasing the loop area $S$
[3] Decreasing the loop current  
[3a] Decreasing the spectrum of switching voltage  
[3b] Increasing the loop impedance

As for [1], the measurement at the distance of 10m or 3m is specified in the standard, and therefore, realistic measures are [2] or [3].
3.1.4.1 Reducing loop area S
As described above, the high-frequency noise current induced when switching is the parasitic capacitance of the device and the resonance current of L-C loop formed by the snubber capacitor (path [4] of Fig. 10-12). With medium/large capacity module of 2in1 package class, it is necessary to minimize the radiation area of the loop by screwing the mold type snubber capacitor directly to the terminals. This is also effective from the viewpoint of controlling the spike voltage when switching.
Pin terminal type modules such as 6in1 and 7in1 types are installed on the power substrate in most cases, but it is important for the snubber capacitor to be arranged near the P/N terminal pins as much as possible.

3.1.4.2 Decreasing voltage spectrum
As described above, the spectrum of voltage waveform when IGBT and FWD chips are switching is as shown in Fig. 10-27.

![Fig.10-27 Spectrum of IGBT Switching Voltage Waveform](image)

Conventionally, the method to make the rise time tr slower by increasing the gate resistance has been generally applied, and this means to make lower frequency of f2 in Fig. 10-27 and reduce the spectrum of 30MHz or higher. In comparison with the voltage component E(1) at 30MHz when RG is small and the voltage rise and fall time are short (dV/dt is large), the voltage component when RG is large and dV/dt is small becomes smaller like E(2).

Since E(1), E(2) is equivalent to E in Formula (2), reducing the dV/dt means to control the noise current if consequently.

Fig. 10-28 shows the dependency on gate resistance of the radiated emissions of 7MBR100U4B-120. By approximately doubling the standard resistance, the radiated emissions can be greatly controlled. Thus, the radiated emissions can be easily controlled by adjusting the gate resistance for U4 series, and the emission and loss are balanced well.
3.1.5 Summary

As described above, the EMI (especially the peak value of high-frequency conducted emission at not less than 10MHz and radiated emission) produced by IGBT switching is generated by the resonance of stray L and C existing in the IGBT itself and on its peripheral circuit. These stray L and C components cannot be reduced to zero in principle and physically. As the measures against the emissions, therefore, it is important to accurately discover the resonance of the loop to be the problem and take proper measures.
Chapter 11

Reliability of power module

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1  Basis of the reliability</td>
<td>11-2</td>
</tr>
<tr>
<td>2  Reliability test condition</td>
<td>11-3</td>
</tr>
<tr>
<td>3  Power cycle curve</td>
<td>11-5</td>
</tr>
</tbody>
</table>

Market of the power modules will widely spread towards the various applications such as green energy generation and electric vehicle as well as widely used inverters. Until now, Fuji Electric has been responded to the market demand for the power modules. In future, required performance for them is going to be advanced depending on the wider market. It is important to pay attention to the reliability to respond for these demands.

In this section, reliability for power modules, especially IGBT modules, will be expresses.
Basis of the reliability

Time-dependent change of the failure rate for electronics parts and components including power modules is shown in Fig. 1. Generally, it is described a curve like bathtub. There are three durations of early failures, random failures and wear-out failures in this failure rate curve.

Early failures in IGBT modules would be caused by microscopic defects or human errors, which are originated defects in IGBTs and FWDs, cracking in DCBs, touch of gate and emitter wiring and so on. Continuing the quality improvement activity can reduce such defects or errors. However, since complete removal of them cannot be avoided, removing the early failures is needed. They can be removed by suitable screening condition at outgoing tests. Fuji electric is continuing to prevent outflow of the early failures by suitable outgoing test.

Failure rate of random failures is almost fixed by removing the early failures. Duration of random failure is varied on operating condition or under environments of whole systems composed of IGBT modules and other components. This means that failure rate of random failures is equivalent to the system-specific reliability. Therefore, random failures are in general caused by excessive stresses over maximum rating such as overvoltage, overcurrent, overheat and so on. The various reliability tests have been performed to decrease failure rates during random failure, result in confirming the designs.

The failure during wear-out failures can be not serious because it is caused by wear or fatigue of the products.

IGBT module products need to be selected so as to reach the required life within wear-out duration. Even if IGBT modules were fabricated on the similar condition, life is varied depending on the operating conditions or environments. In addition, it is varied by margin including in operating condition or design. Therefore, IGBT modules on the systems must be selected by taking the operating condition and reliability into consideration.
2 Reliability test condition

As described in the previous section, the various reliability tests have been performed to decrease failure rates during random failure, resulting in confirming the designs.

Tables 1-1 and 1-2 show some parts of representative reliability test condition for the six-generation V-IGBTs. These conditions are governed by JEITA. Refer to the specification sheets in details.

Table 1-1  Reliability test condition (environment tests)

<table>
<thead>
<tr>
<th>Test categories</th>
<th>Test items</th>
<th>Test methods and conditions</th>
<th>Reference norms</th>
<th>Number of sample</th>
<th>Acceptance number</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 High Temperature Storage</td>
<td>Storage temp.</td>
<td>125±5 °C</td>
<td>Test Method 201</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>Test duration</td>
<td>1000hr.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 Low Temperature Storage</td>
<td>Storage temp.</td>
<td>-40±5 °C</td>
<td>Test Method 202</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>Test duration</td>
<td>1000hr.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 Temperature Humidity Storage</td>
<td>Storage temp.</td>
<td>85±2 °C</td>
<td>Test Method 103</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>Relative humidity</td>
<td>85±5%</td>
<td>Test code C</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Test duration</td>
<td>1000hr.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4 Unsaturated Pressurized Vapor</td>
<td>Test temp.</td>
<td>120±2 °C</td>
<td>Test Method 103</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>Test humidity</td>
<td>85±5%</td>
<td>Test code E</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Test duration</td>
<td>96hr.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 Temperature Cycle</td>
<td>Test temp.</td>
<td>Low temp. -40±5 °C</td>
<td>Test Method 105</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>High temp. 125 ±5 °C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RT 5 ~ 35 °C</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Dwell time</td>
<td>High ~ RT ~ Low ~ RT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1hr. 0.5hr. 1hr. 0.5hr.</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Number of cycles</td>
<td>100 cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 Thermal Shock</td>
<td>Test temp.</td>
<td>High temp. 100 ±5 °C</td>
<td>Test Method 307</td>
<td>5</td>
<td>(0 : 1)</td>
</tr>
<tr>
<td></td>
<td>Low temp. 0 ±5 °C</td>
<td></td>
<td>method I</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Used liquid</td>
<td>Water with ice and boiling water</td>
<td>Condition code A</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Dipping time</td>
<td>5 min. par each temp.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Transfer time</td>
<td>10 sec.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Number of cycles</td>
<td>10 cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 1-2  Reliability test condition (endurance tests)

<table>
<thead>
<tr>
<th>Test categories</th>
<th>Test items</th>
<th>Test methods and conditions</th>
<th>Reference norms EIAJ ED-4701 (Aug.-2001 edition)</th>
<th>Number of sample</th>
<th>Acceptance number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Test Method 102</td>
<td>5</td>
<td>( 0 : 1 )</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Test Method 101</td>
<td>5</td>
<td>( 0 : 1 )</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Test Method 102 (0 : 1)</td>
<td>5</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Test Method 106</td>
<td>5</td>
<td>( 0 : 1 )</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Test Method 106 (0 : 1)</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>

- **1 High temperature Reverse Bias**
  - Test temp.: $T_j = 150^\circ C$ ( $-0^\circ C/+5^\circ C$ )
  - Bias Voltage: $V_C = 0.8 \times V_{CES}$
  - Bias Method: Applied DC voltage to C-E
  - $V_{GE} = 0V$
  - Test duration: 1000hr.

- **2 High temperature Bias (for gate)**
  - Test temp.: $T_j = 150^\circ C$ ( $-0^\circ C/+5^\circ C$ )
  - Bias Voltage: $V_C = V_{GE} = +20V$ or -20V
  - Bias Method: Applied DC voltage to G-E
  - $V_{CE} = 0V$
  - Test duration: 1000hr.

- **3 Temperature Humidity Bias**
  - Test temp.: $85\pm 2^\circ C$
  - Relative humidity: $85\pm 5%$
  - Bias Voltage: $V_C = 0.8 \times V_{CES}$
  - Bias Method: Voltage to C-E
  - $V_{GE} = 0V$
  - Test duration: 1000hr.

- **4 Intermittent Operating Life (Power cycle) (for IGBT)**
  - ON time: 2 sec.
  - OFF time: 18 sec.
  - Test temp.: $100\pm 5^\circ deg$
  - $T_j \leq 150^\circ C$, $T_a = 25\pm 5^\circ C$
  - Number of cycles: 15000 cycles

As shown in table 1-2, both high temperature reverse bias and high temperature bias to gate are confirmed on the condition at junction temperature of 150°C, these results can be guaranteed for operating temperature of 150°C.
Power cycle curve

The temperature of IGBT module rises and falls according to the operating conditions. The interior structure of the IGBT module is exposed to the heat stress caused by this temperature rise and fall and suffers fatigue and deterioration. This fatigue and deterioration depend heavily on the change width of temperature rise and fall and so the life span of the IGBT modules varies depending on the operating and environmental conditions. This heat cycle life is called power cycle life (power cycle capability). The power cycle life can be calculated from the power cycle capability curve that shows the relation between the temperature change $\Delta T$ and the number of cycles, and there are two types of curve.

One is the $\Delta T_j$ power cycle ($\Delta T_j$-P/C) capability curve, which is the life curve made when the element temperature rises and falls suddenly. In this curve, a failure caused by deterioration of the aluminum wire joints on the chip surface becomes predominant. The other is the $\Delta T_c$ power cycle ($\Delta T_c$-P/C) capability curve, which is the life curve made when the change of the case temperature (mainly the copper base plate temperature) follows the temperature rise and fall of the element. In this case, in this curve, a failure caused by deterioration of the soldered joints between the insulated substrate DCB and the copper base plate becomes predominant.

The following sections describe the measurement method and the power cycle capability curve for the $\Delta T_j$-P/C and $\Delta T_c$-P/C power cycles, respectively.

3.1 $\Delta T_j$ power cycle ($\Delta T_j$-P/C) capability curve

Figure 11-2 shows the pattern of current flow in the $\Delta T_j$ power cycle ($\Delta T_j$-P/C) test. Figures 11-3 and 11-4 show the equivalent circuit schematic in the $\Delta T_j$ power cycle test and the schematic view of the $T_c$ and $T_f$ measurement positions, respectively. During the $\Delta T_j$ power cycle test, the temperature of the element joints is increased and decreased in a short-time cycle. Therefore, a difference is made in temperature between the silicon chip and the DCB or between the silicon chip and the aluminum wire and so heat stress is caused between them. For this reason, the $\Delta T_j$ power cycle shows mainly the life span of the aluminum wire joints and the soldered section under the chip.

![Diagram](image-url)
Chapter 11  Reliability of power module

Figure 11-5 shows the curves of U series and V series as an example of $\Delta T_j$ power cycle capability curve of the IGBT module. In this figure, the $T_j$ (min) = 25°C line indicates the life cycle when the chip temperature is changed while the temperature of the cooling fin is kept at 25°C. For example, when $\Delta T_j = 50°C$, the chip temperature reaches 75°C while the cooling fin temperature is 25°C. On the other hand, the $T_j$ (max) = 150°C line shows the life cycle when the temperature of cooling fin is changed while the achieving temperature of the chip is kept at 150°C. For example, when $\Delta T_j = 50°C$, the chip temperature reaches 150°C while the temperature of the cooling fin is 100°C. As shown, even if $\Delta T_j$ is the same, the higher the temperature of the cooling fin and the achieving temperature of the chip are, the shorter the life span is.

Dotted line: expected life span

FT = 1%

Fig. 11-5  Example of $\Delta T_j$ power cycle capability curve
(F(t) = 1%. Chips connected in parallel are excluded. The dotted lines indicate the expected life span.)
For safe life design of the IGBT module in actual equipment, check $\Delta T_j$ in the operating conditions of the equipment and make sure that the power cycle life, which is obtained from the $\Delta T_j$ power cycle capability curve, is longer enough than the required life span of the product.

For example, as shown in Figure 11-6, in equipment, in which the motor is accelerated, decelerated, started and stopped repeatedly, obtain the $\Delta T_j$ power cycle life where $\Delta T_j$ is the difference between the maximum junction temperature $T_j$ and the fin temperature $T_f$ (see Figure 11-2), and make sure that its life is longer enough than the targeted life span of the product.

For life design in such operating conditions, however, do not obtain $\Delta T_j$ during steady operation. This is because the temperature change caused while the motor is accelerated, decelerated, stated and stopped is bigger than the one caused while it is operated steadily, and the life span is affected by such temperature change.

In addition, since the temperature change becomes bigger in a drive system, in which low speed operation such as 0.5Hz is performed, be careful enough of $\Delta T_j$ during the operation when you design the product life.

If there are multiple acceleration, deceleration or low-speed operation temperatures within one operation cycle of the equipment, calculate the power cycle life according to the “Calculation of power cycle life when there are multiple temperature rises in one operation cycle” described later.

Fig. 11-6  Operation in actual inverter (example)
3.2 $\Delta T_c$ power cycle ($\Delta T_c$-P/C) capability curve

Figure 11-7 shows the current flow pattern of $\Delta T_c$ power cycle ($\Delta T_c$-P/C) conducted by us. Figure 11-8 shows the equivalent circuit schematic in the $\Delta T_c$ power cycle test for the 6in1 module. During the $\Delta T_c$ power cycle test, all the phases (6 phases in the 6in1 module, and 2 phases in the 2in1 module) are energized, and the temperature of the entire case (mainly the copper base) is increased and decreased. However, the case temperature $T_c$ is increased and decreased in a relatively long-time cycle so that the difference between the junction temperature $T_j$ and the case temperature $T_c$ becomes small. This is different from the conditions in the $\Delta T_j$ power cycle test. When such temperature change occurs, the significant stress strain becomes predominant between the base and the insulated substrate DCB and so the power cycle shows mainly the life span of the soldered joints under the insulated substrate DCB.

![Fig. 11-7 Current flow pattern of $\Delta T_c$ power cycle](image)

The failure mode of the $\Delta T_c$ power cycle can be explained as follows. When the case temperature $T_c$ is increased and decreased, the largest stress strain is caused in the soldered joint between the insulated substrate DCB and the base due to the difference in thermal expansion coefficient between them. When this heat change is repeated, the soldered joint is cracked due to the stress strain. When this crack advances up to the lower part of the insulated substrate DCB, on which the silicon chip is installed, the chip junction temperature $T_j$ rises because the heat radiation of the silicon chip is deteriorated (the thermal resistance $R_{th}$ increases). As a result, the chip junction temperature $T_j$ may exceed $T_j$ (max) and thermal destruction may result.

Figure 11-9 shows the $\Delta T_c$ power cycle curve in the IGBT module. When the temperature difference between the junction temperature $T_j$ and the case temperature $T_c$ is small and the temperature of the case rises and falls repeatedly, make sure in design that the operation life of the module, which is obtained from the $\Delta T_c$ power cycle curve, is longer enough than the targeted design life of the product.

![Fig. 11-8 Equivalent circuit for $\Delta T_c$ power cycle test](image)
1. The definition of the failure criteria in this test is at \( R_{th} > 1.2 \) times of an initial value.

2. The heat sink used in the test and the mounting condition for the modules is accordance to Fuji standard.

3. The life time curve with black color shown in figure is at \( F(t) = 20\% \) of the accumulated failure rate by weibull analysis chart.

4. The life time shown in this figure is the tested results used several type of the modules.

5. The dotted line shows the estimated life time.

**Fig. 11-9  Example of \( \Delta T_{c} \) power cycle capability**

(DCB substrate: \( \text{Al}_2\text{O}_3 \), solder between copper base plate and DCB : Sn type lead-free solder)
3.3 Calculation of power cycle life when there are multiple temperature rises in one operation cycle

The power cycle life of the IGBT module depends on the temperature rise width (and the maximum temperature) during power cycle. Therefore, when there is only one temperature rise peak of the IGBT module in one operation cycle of the inverter, the number of times calculated from the power cycle life curve is the life cycle of the IGBT module.

However, when there are multiple temperature rise peaks in one operation cycle of the inverter, the life cycle becomes shorter because the module is influenced by the multiple temperature rises. The calculation method of power cycle life when there are multiple different temperature rise peaks is shown below.

When there are n times of temperature rises in one operation cycle of inverter, the combined power cycle life can be expressed in the following formula, where $PC(k)$ is the power cycle life for the k-th $(k=1, 2, 3, \ldots, n)$ temperature rise.

\[
P C = \frac{1}{\sum_{k=1}^{n} \frac{1}{PC(k)}}
\]

For example, when $n=4$ and the power cycle numbers for the respective power rise peaks are $3.8 \times 10^6$, $1.2 \times 10^6$, $7.6 \times 10^5$ and $4.6 \times 10^5$, calculation is made as follows:

\[
PC = \frac{1}{\left( \frac{1}{3.8 \times 10^6} + \frac{1}{1.2 \times 10^6} + \frac{1}{7.6 \times 10^5} + \frac{1}{4.6 \times 10^5} \right)} = 2.2 \times 10^5
\]

Therefore, the power cycle lifetime can be obtained from the product of the power cycle life calculated in this way and one cycle (time) of operation mode.

For example, when one cycle of the above operation mode is 1800 sec (30 min), the lifetime is calculated as follows:

\[
2.2 \times 10^5 \times 1800 / (60 \times 60 \times 24 \times 365) = 12.55 \approx 12 \text{ years and 6 months.}
\]
1. This Catalog contains the product specifications, characteristics, data, materials, and structures as of October 2016. The contents are subject to change without notice for specification changes or other reasons. When using a product listed in this Catalog, be sure to obtain the latest specifications.

2. All applications described in this Catalog exemplify the use of Fuji's products for your reference only. No right or license, either express or implied, under any patent, copyright, trade secret or other intellectual property right owned by Fuji Electric Co., Ltd. is (or shall be deemed) granted. Fuji Electric Co., Ltd. makes no representation or warranty, whether express or implied, relating to the infringement or alleged infringement of other's intellectual property rights which may arise from the use of the applications described herein.

3. Although Fuji Electric Co., Ltd. is enhancing product quality and reliability, a small percentage of semiconductor products may become faulty. When using Fuji Electric semiconductor products in your equipment, you are requested to take adequate safety measures to prevent the equipment from causing a physical injury, fire, or other problem if any of the products become faulty. It is recommended to make your design fail-safe, flame retardant, and free of malfunction.

4. The products introduced in this Catalog are intended for use in the following electronic and electrical equipment which has normal reliability requirements.
   - Computers
   - OA equipment
   - Communications equipment (terminal devices)
   - Measurement equipment
   - Machine tools
   - Audiovisual equipment
   - Electrical home appliances
   - Personal equipment
   - Industrial robots etc.

5. If you need to use a product in this Catalog for equipment requiring higher reliability than normal, such as for the equipment listed below, it is imperative to contact Fuji Electric Co., Ltd. to obtain prior approval. When using these products for such equipment, take adequate measures such as a backup system to prevent the equipment from malfunctioning even if a Fuji's product incorporated in the equipment becomes faulty.
   - Transportation equipment (mounted on cars and ships)
   - Traffic-signal control equipment
   - Gas leakage detectors with an auto-shut-off feature
   - Emergency equipment for responding to disasters and anti-burglary devices
   - Safety devices
   - Medical equipment

6. Do not use products in this Catalog for the equipment requiring strict reliability such as the following and equivalents to strategic equipment (without limitation).
   - Space equipment
   - Aeronautical equipment
   - Nuclear control equipment
   - Submarine repeater equipment

7. Copyright ©1996-2011 by Fuji Electric Co., Ltd. All rights reserved. No part of this Catalog may be reproduced in any form or by any means without the express permission of Fuji Electric Co., Ltd.

8. If you have any question about any portion in this Catalog, ask Fuji Electric Co., Ltd. or its sales agents before using the product. Neither Fuji Electric Co., Ltd. nor its agents shall be liable for any injury caused by any use of the products not in accordance with instructions set forth herein.