

Fuji IGBT Intelligent-Power-Module Small-IPM P642 series 6MBP50XT\*065-50 6MBP75XT\*065-50

# **Application Manual**



# CONTENTS

Cha	apter 1	Product Outline						
1.	Introduct	ion	1-2					
2.	Product	Lineup and Target Application	1-4					
3.	Definition	n of Type Name and Marking Specification	1-5					
4.	Package	Outline Dimensions	1-6					
5.	Absolute	Maximum Ratings	1-7					
Cha	apter 2	Description of Terminal Symbols and Terminology						
1.	Descript	on of Terminal Symbols	2-2					
2.	Descript	on of Terminology	2-3					
Cha	apter 3	Details of Control & Protection Functions						
1.	Control F	Power Supply, VCCH(U,V,W), VCCL, COM	3-2					
2.	High-sid	e Bias Voltage, VB(U,V,W), VS(U,V,W)	3-6					
3.	Function	of Built-in BSDs (Bootstrap Diodes)	3-9					
4.	Signal In	Signal Input, IN(HU,HV,HW), IN(LU,LV,LW)  3-14						
5.	Overcur	rent Protection Function, IS	3-17					
6.	Fault Sta	atus Output Function, VFO, CFO	3-19					
7.	Tempera	ature Output Function, TEMP	3-21					
8.	Overhea	ting Protection Function	3-23					
Cha	apter 4	Details of Inverter Block						
1.	Connect	ion of Bus Voltage Input Terminal and Low-side IGBTs Emitter	4-2					
2.	About Sh	nort Circuit Protection	4-4					
3.	Setting of	f External Shunt Resistor for Overcurrent Protection	4-6					
٥.								
	apter 5	Recommended Wiring and Layout						
1.	Example	s of Application Circuit	5-2					
2.	Recomm	nendations and Precautions in PCB Design	5-6					



# CONTENTS

Chapter 6 Mounting Guidelines and Thermal Design	
1. Soldering to PCB	6-2
2. Mounting to Heat Sink	6-3
3. Spacer Position	6-4
4. Cooler (Heat Sink) Selection	6-5
Chapter 7 Notes	
1. Precautions for Use	7-2
2. Precautions for Handling and Storage	7-4
3. Notice	7-5



# Chapter 1 Product Outline

1. Introduction	1-2
Product Lineup and Target Application	1-4
Definition of Type and Marking Specification	1-5
Package Outline Dimension	1-6
5. Absolute Maximum Ratings	1-7



## 1. Introduction

This manual describes the following contents for Fuji IGBT Intelligent-Power-Module "Small-IPM P642 series"

- Product summary
- Explanation of terminal symbols and terms
- Detailed explanation and design guideline of control terminals and power terminals
- · Recommended wiring, layout and mounting guidelines

#### 1.1 Product features

- 7th generation IGBT technology reduces power loss and realizes energy saving of equipment.
- Expansion of operating current by guaranteed  $T_{\text{viop}}$ =150°C and time limited  $T_{\text{vj}}$ =175°C operation.
- Expansion of overload operating area by higher accuracy of short circuit protection detection.
- Lineup of 650V / 50A, 75A.

#### 1.2 Built-in drive circuit

- The control IC of upper side arms have built-in high voltage level shift circuit (HVIC).
- The IPM can be driven directly by a microprocessor. The high-side IGBT can be driven directly. The voltage level of input signal is 3.3V or 5.0V.
- No reverse bias power supply is required due to short wiring length between the built-in drive circuit and IGBT and the impedance of the drive circuit is low.
- The IPM doesn't need insulated power supplies for high-side drive because the IPM has built-in bootstrap diodes (BSD).

#### 1.3 Built-in protection circuit

- The following built-in protection circuits are incorporated in the IPM device:
  - (OC): Overcurrent protection
  - (UV): Under voltage protection for power supplies of control IC
  - (LT) or (OH): Temperature sensor output function or Overheating protection
  - (FO): Fault status output
- The OC protection circuit protects the IGBT from overcurrent due to load short-circuit and arm short-circuit. This protection circuit adopts both sense current method and external shunt resistor method, thus arm short-circuit protection is possible.
- The UV protection circuit is triggered when there is voltage drop at the control power supply and the high-side drive power supply. It is integrated into all IGBT drive circuits.
- The OH protection circuit protects the IPM from overheating. It is built into the low side control IC (LVIC).
- The temperature sensor output function outputs temperature as analog voltage. It is built into LVIC.
- The FO function outputs an alarm signal when the IPM detects abnormal conditions. By outputting an alarm signal to the microprocessor unit (MPU), it is possible to shut down and prevent destruction of the system.



### 1.4 Compact package

- This IPM adopts aluminum insulating metal substrate (IMS) and has excellent heat dissipation.
- The pitch between control terminals is 2.54mm.
- The pitch between power terminals is 10mm.
- Total power loss is reduced by improving the trade-off between Collector-Emitter saturation voltage  $V_{\text{CE(sat)}}$  and switching loss.




Fig. 1-1 Internal circuit diagram




Fig. 1-2 Package external view



# 2. Product Lineup and Target Application

Table 1-1 Lineup

	IGBT Rating				
Type Name	Voltage [V]	Current [A]	Isolation Voltage [Vrms]	Variation	Target Application
6MBP50XTA065-50		50		LT*1	•Room air conditioner
6MBP50XTC065-50	650	50	2500Vrms Sinusoidal 60Hz, 1min. (Between shorted all terminals and IMS)	LT <sup>*1</sup> OH <sup>*1</sup>	compressor drive  •Heat pump applications •General purpose inverter drive  •Servo motor drive
6MBP75XTA065-50		75		LT*1	
6MBP75XTC065-50		2		LT*1 OH*1	


<sup>\*1 (</sup>LT): Temperature sensor output function


(OH): Overheating protection



# 3. Definition of Type and Marking Specification

• Type Name







	PRODUC	CT CODE
TYPE NAME	A <sub>1</sub>	$A_2$
6MBP50XTA065-50	Α	Α
6MBP50XTC065-50	Α	С
6MBP75XTA065-50	В	Α
6MBP75XTC065-50	В	С

Fig. 1-3 Marking specification



# 4. Package Outline Dimension





Note.1 The IMS (Insulated Metal Substrate) is deliberately protruded to improve the thermal conductivity between IMS and heat-sink.

#### Note 2

Thickness from the package surface to the back side including the IMS.

Fig. 1-4 Case outline drawing



# 5. Absolute Maximum Ratings

An example of the absolute maximum ratings of 6MBP50XTA065-50 is shown in Table 1-2.

Table 1-2 Inverter Block Absolute Maximum Ratings at  $T_{vj}$ =25°C,  $T_c$ =25°C,  $V_{CC}^{*1}$ =15V,  $V_{B(*)}$ =15V (unless otherwise specified)

Item	Symbol	Rating	Unit	Description
DC Bus Voltage	V <sub>DC (terminal)</sub>	450	V	DC voltage that can be applied between P-N(U),N(V),N(W) terminals. Please refer to Fig. 1-5 for details.
Bus Voltage (Surge)	V <sub>DC</sub> (Surge,terminal)	500	V	Peak value of the surge voltage that can be applied between P-N(U),N(V),N(W) terminals during switching operation. Please refer to Fig. 1-5 for details.
Collector-Emitter Voltage	V <sub>CE(chip)</sub>	650	V	Maximum collector-emitter voltage of IGBT and repeated peak reverse voltage of FWD. Please refer to Fig. 1-5 for details.
Collector Current	I <sub>C</sub>	50	Α	Maximum collector current of IGBT at $T_c$ =25°C, $T_{vj}$ =150°C <sup>*2</sup>
Peak Collector Current	I <sub>CP</sub>	100	А	Maximum pulse collector current of IGBT at $T_c$ =25°C, $T_{vj}$ =150°C <sup>*2</sup>
Forward Current	I <sub>F</sub>	50	А	Maximum forward current of FWD at $T_c$ =25°C, $T_{vj}$ =150°C*2
Peak Forward Current	I <sub>FP</sub>	100	А	Maximum pulse forward current of FWD at $T_c$ =25°C, $T_{vj}$ =150°C <sup>*2</sup>
Collector Power Dissipation	$P_{D\_IGBT}$	132	W	Maximum power dissipation per IGBT at $T_c$ =25°C, $T_{vj}$ =150°C <sup>2</sup>
FWD Power Dissipation	P <sub>D_FWD</sub>	89	W	Maximum power dissipation per FWD at $T_c$ =25°C, $T_{vj}$ =150°C <sup>2</sup>
Self Protection DC Bus Voltage (arm short-circuit)	$V_{ m DC(sc)}$	400	V	Maximum DC voltage at which IGBT can be safely shut off by the IPM's protection function during short-circuit or overcurrent. Please refer to Fig. 1-5 for details.
Maximum Virtual Junction Temperature of Inverter Block	$T_{\rm vj}$	175	°C	Maximum virtual junction temperature of IGBT and FWD*3
Operating Virtual Junction Temperature of Inverter Block	$T_{ m vjop}$	-40 ~ +150	°C	Virtual Junction Temperature of IGBT and FWD during continuous operation



Table 1-2 Control Circuit Block Absolute Maximum Ratings at  $T_{vj}$ =25°C,  $T_c$ =25°C,  $V_{CC}$ \*1=15V,  $V_{B(*)}$ =15V (continued)

Item	Symbol	Rating	Unit	Description
High-side Supply Voltage	V <sub>CCH(U)</sub> V <sub>CCH(V)</sub> V <sub>CCH(W)</sub>	-0.5 ~ 20	V	Voltage that can be applied between VCCH(U)-COM, VCCH(V)-COM, VCCH(W)-COM terminals.
Low-side Supply Voltage	V <sub>CCL</sub>	-0.5 ~ 20	V	Voltage that can be applied between VCCL-COM terminals.
High-side Bias Absolute Voltage	$V_{VB(U)\text{-COM}}$ $V_{VB(V)\text{-COM}}$ $V_{VB(W)\text{-COM}}$	-0.5 ~ 670	V	Voltage that can be applied between VB(U)-COM, VB(V)-COM, VB(W)-COM terminals.
High-side Bias Voltage for IGBT Gate Driving	V <sub>B(U)</sub> V <sub>B(V)</sub> V <sub>B(W)</sub>	-0.5 ~ 20	V	Voltage that can be applied between VB(U)-VS(U), VB(V)-VS(V), VB(W)-VS(W) terminals.
High-side Bias Offset Voltage	V	-5 <b>~</b> 650	V	Voltage that can be applied between U-COM, V-COM, W-COM terminals.*4
Input Signal Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CCH</sub> +0.5 -0.5 ~ V <sub>CCL</sub> +0.5	V	Voltage that can be applied between IN(HU)-COM, IN(HV)-COM, IN(HW)-COM, IN(LU)-COM, IN(LV)-COM, IN(LW)-COM terminals.
Input Signal Current	I <sub>IN</sub>	3	mA	Maximum current between IN(HU)-COM, IN(HV)-COM, IN(HW)-COM, IN(LU)-COM, IN(LW)-COM terminals.
Fault Signal Voltage	$V_{FO}$	-0.5 ~ V <sub>CCL</sub> +0.5	V	Voltage that can be applied between VFO-COM terminals.
Fault Signal Current	I <sub>FO</sub>	1	mA	Maximum sink current between VFO-COM terminals.
CFO Signal Voltage	V <sub>CFO</sub>	-0.5 ~ 5.0	V	Voltage that can be applied between CFO-COM terminals.*5
CFO Signal Current	I <sub>CFO</sub>	-0.05 / 3	mA	Maximum source / sink current between CFO-COM terminals.*5
Over Current Sensing Input Voltage	V <sub>IS</sub>	-0.5 ~ V <sub>CCL</sub> +0.5	V	Voltage that can be applied between IS-COM terminals.
TEMP Signal Voltage	V <sub>TEMP</sub>	-0.5 ~ 5.0	V	Voltage that can be applied between TEMP-COM terminals.
TEMP Signal Current	I <sub>TEMP</sub>	-0.05 / 3	mA	Maximum source / sink current between TEMP-COM terminals.
VSC Signal Voltage	V <sub>VSC</sub>	-0.5 ~ V <sub>CCL</sub> +0.5	V	Voltage that can be applied between VSC-COM terminals.*6
VSC Signal Current	lvsc	-20	mA	Maximum source current between VSC-COM terminals.*6



Table 1-2 Control Circuit Block Absolute Maximum Ratings at  $T_{vj}$ =25°C,  $T_c$ =25°C,  $V_{CC}$ \*1=15V,  $V_{B(*)}$ =15V (continued)

Item	Symbol	Rating	Unit	Description
Virtual Junction Temperature of Control Circuit Block	T <sub>vj</sub>	150	°C	Average virtual junction temperature of the control circuit.
Operating Case Temperature	T <sub>c</sub>	-40 ~ +125	°C	Operating case temperature (temperature of IMS directly under the IGBT or FWD chip).
Storage Temperature	$T_{ m stg}$	-40 ~ +125	°C	Ambient temperature range for storage and transportation (no load condition).
Isolation Voltage	V <sub>isol</sub>	AC 2500	Vrms	Maximum voltage between IMS and all shorted terminals (Sine wave 60Hz, 1min)

 $<sup>^{*1}</sup>$   $V_{CC}$  is applied between VCCH(U,V,W)-COM and VCCL-COM terminals.

 $<sup>^{*2}</sup>$  Pulse width and duty are limited by  $T_{\rm vi}$ .

<sup>\*3</sup> The maximum virtual junction temperature during continuous operation is  $T_{vj}$ =150°C. Continuous operation at over  $T_{vj}$ =150°C may result in degradation of product lifetime such as power cycling capability with respect to the designed lifetime.

<sup>\*4</sup> Apply 13.0V or more between VB(U)-U, VB(V)-V, VB(W)-W terminals. The IPM might malfunction if the high-side bias offset voltage is less than -5V.

<sup>\*5</sup> CFO is output terminal. Do not apply voltage or current. Connect only the specified capacitor between CFO-COM terminals.

<sup>\*6</sup> VSC is output terminal. Do not apply voltage or current. Connect only the specified resistor between VSC-COM terminals.



### **Absolute Maximum Rating of Collector-Emitter Voltage**

The absolute maximum rating of collector-emitter voltage of the IGBT is specified below. During operation, the voltage between P-N(\*)\*1 is usually applied to high-side or low side of one phase. Therefore, the voltage between P-N(\*) must not exceed the absolute maximum rating of IGBT. The collector-emitter voltage absolute maximum rating is described below.

\*1 N(\*): N(U), N(V), N(W)




Fig.1-5 Collector-emitter voltage

Fig.1-5 shows the waveforms during short-circuit, IGBT turn-off and FWD reverse recovery. Since  $V_{\rm DC(Surge,terminal)}$  is different in each situation, it is necessary to set  $V_{\rm DC(terminal)}$  considering these situations.

 $V_{\rm CE(chip)}$  is the collector-emitter voltage absolute maximum rating of the IGBT chip.  $V_{\rm DC(Surge,terminal)}$  is specified considering the margin of surge voltage generated by the wiring inductance inside the IPM.  $V_{\rm DC(terminal)}$  is specified considering the margin of surge voltage generated by the wiring inductance between P-N(\*) terminals and electrolytic capacitor.



# Chapter 2 Description of Terminal Symbols and Terminology

Description of Terminal Symbols	2-2
2. Description of Terminology	2-3



# 1. Description of Terminal Symbols

Table 2-1 and Table 2-2 describe the terminal symbols and terminology, respectively.




Fig. 2-1 Terminals number

Table 2-1 Description of terminal symbols

Terminal No.	Terminal Name	Terminal Description
2	IN(HU)	Signal Input for High-side U- phase
3	VCCH(U)	High-side Control Power Supply for U-phase
5	VB(U)	High-side Bias Voltage for U- phase
6	VS(U)	High-side Bias Voltage for U- phase GND
8	IN(HV)	Signal Input for High-side V- phase
9	VCCH(V)	High-side Control Power Supply for V-phase
11	VB(V)	High-side Bias Voltage for V- phase
12	VS(V)	High-side Bias Voltage for V- phase GND
14	IN(HW)	Signal Input for High-side W- phase
15	VCCH(W	High-side Control Power Supply for W-phase
16	СОМ	High-side Control Power Supply GND
18	VB(W)	High-side Bias Voltage for W- phase
19	VS(W)	High-side Bias Voltage for W-phase GND
21	VSC	Low-side Sense Current Detection
23	VCCL	Low-side Control Power Supply

Terminal No.	Terminal Name	Terminal Description
24	СОМ	Low-side Control Power Supply GND
25	TEMP	Temperature Sensor Output
26	IS	Overcurrent Sensing Voltage Input
27	CFO	Fault Output Pulse Width Setting
28	VFO	Fault Output
29	IN(LU)	Signal Input for Low-side U- phase
30	IN(LV)	Signal Input for Low-side V-phase
31	IN(LW)	Signal Input for Low-side W-phase
32	N(W)	Negative Bus Voltage Input for W-phase
33	N(V)	Negative Bus Voltage Input for V-phase
34	N(U)	Negative Bus Voltage Input for U-phase
35	W	W-phase Output
36	V	V-phase Output
37	U	U-phase Output
38	Р	Positive Bus Voltage Input



# 2. Description of Terminology

## Table 2-2 Description of terminology

## (1) Inverter Block

Item	Symbol	Description
Zero Gate Voltage Collector Current	I <sub>CE</sub>	Leakage current when a specified voltage is applied between the collector and emitter of an IGBT with all input signals L (= 0V).
Collector-Emitter Saturation Voltage	V <sub>CE(sat)</sub>	Collector-emitter voltage at a specified collector current when only the input signal of the element under measurement is H (= 5V) and the inputs of all other elements are L (= 0V).
Forward Voltage	V <sub>F</sub>	Forward voltage at a specified forward current with all input signals L (= 0V).
Turn-on Time	t <sub>on</sub>	The time from when the input signal voltage level exceeds the threshold value until the collector current rises to 90% of rating. See Fig. 2-2 for details.
Turn-on Delay Time	t <sub>d(on)</sub>	The time from when the input signal voltage level exceeds the threshold value until the collector current rises to 10% of rating. See Fig. 2-2 for details.
Turn-on Rise Time	t <sub>r</sub>	The time for the collector current to rise from 10% of rating to 90% of rating when the IGBT is turned on. See Fig. 2-2 for details.
V <sub>CE</sub> -I <sub>C</sub> Cross Time of Turn-on	t <sub>c(on)</sub>	The time from when the collector current reaches 10% of rating until the $V_{\text{CE}}$ voltage fall to 10% of rating when the IGBT is turned on. See Fig. 2-2 for details.
Turn-off Time	$t_{ m off}$	The time from when the input signal voltage level falls below the threshold value until the collector current falls to 10% of rating. See Fig. 2-2 for details.
Turn-off Delay Time	$t_{ m d(off)}$	The time from when the input signal voltage level falls below the threshold value until the collector current falls to 90% of rating. See Fig. 2-2 for details.
Turn-off Fall Time	$t_{\mathrm{f}}$	The time for the collector current to fall from 90% of rating to 10% of rating when the IGBT is turned off. See Fig. 2-2 for details.
V <sub>CE</sub> -I <sub>C</sub> Cross Time of Turn-off	$t_{ m c(off)}$	The time from when the $V_{\text{CE}}$ voltage reaches 10% of rating until the collector current fall to 10% of rating when the IGBT is turned off. See Fig. 2-2 for details.
Reverse Recovery Time	t <sub>rr</sub>	Time required to reduce the reverse recovery current of FWD to zero. See Fig. 2-2 for details.



## Table 2-2 Description of terminology

## (2) Control Circuit Block

Item	Symbol	Description
Circuit Current of Low-side	I <sub>CCL</sub>	Consumption current between VCCL and COM.
Circuit Current of High-side	I <sub>CCH</sub>	Consumption current between VCCH(U, V, W) and COM (for each phase).
Circuit current of Bootstrap circuit	I <sub>ССНВ</sub>	Consumption current between VB(U)-VS(U), VB(V)-VS(V), and VB(W)-VS(W) (for each phase).
Input Signal Threshold	$V_{th(on)}$	Input signal threshold voltage that turns on the IGBT.*1
Voltage	$V_{th(off)}$	Input signal threshold voltage that turns off the IGBT.*1
Input Signal Threshold Hysteresis Voltage	$V_{th(hys)}$	Hysteresis voltage between $V_{th(on)}$ and $V_{th(off)}$ .*1
Operational Input Pulse Width of Turn-on	t <sub>IN(on)</sub>	Control signal pulse width required to turn-on the IGBT. Refer to Chapter 3.4 for details.
Operational Input Pulse Width of Turn-off	$t_{ m IN(off)}$	Control signal pulse width required to turn-off the IGBT. Refer to Chapter 3.4 for details.
Input Current	I <sub>IN</sub>	Current flowing between IN(HU,HV,HW,LU,LV,LW) and COM.
Input Pull-down Resistance	R <sub>IN</sub>	Resistance of built-in resistor between IN(HU,HV,HW,LU,LV,LW) and COM. (for each phase).
Fault Output Voltage	$V_{FO(H)}$	VFO output voltage during normal operation (low-side protection function is not activated). External pull-up resistor = $10k\Omega$ .
	$V_{FO(L)}$	VFO output voltage when low-side protection function is activated.
Fault Output Pulse Width	t <sub>FO</sub>	The period during which VFO continues to output after low-side protection function is activated. Refer to Chapter 3.6 for details.
Overcurrent Protection Voltage Level	V <sub>IS(ref)</sub>	Overcurrent protection threshold voltage of IS. Refer to Chapter 3.5 for details.
Overcurrent Protection Delay Time	t <sub>d (IS)</sub>	The time from overcurrent condition is detected until the collector current falls below 50% of rating. Refer to Chapter 3.5 for details.
Overcurrent Trip Level	I <sub>oc</sub>	The current value that can be detected when a specified sense resistor Rsc is connected between VSC and COM without connecting external shunt resistors to N(U), N(V), and N(W).
Output Voltage of Temperature Sensor	V <sub>(temp)</sub>	TEMP output voltage. Applied to temperature sensor output model. Refer to Fig. 2-3 and Chapter 3.7 for details.
Pull down Resistance of TEMP terminal	R <sub>(temp)</sub>	Resistance value at which the temperature characteristic of TEMP output voltage becomes linear below room temperature.
Overheating Protection Temperature	Тон	Tripping temperature of overheating protection by LVIC. All low-side IGBTs are shut down when the temperature exceeds this threshold. Refer to Figure 2-3 and Chapter 3.8 for details.
T <sub>OH</sub> Hysteresis	T <sub>OH(hys)</sub>	Hysteresis temperature that does not reset the protection status during overheating protection. Refer to Figure 2-3 and Chapter 3.8 for details. $T_{\rm OH}$ and $T_{\rm OH(hys)}$ are applied to overheating protection model.

 $<sup>^{\</sup>star 1}$  If the pulse width of the input signal is less than  $t_{\rm IN(on)}$  or  $t_{\rm IN(off)}$ , the IPM might make incorrect response.



Table 2-2 Description of terminology

# (2) Control Circuit Block (continued)

Item	Symbol	Description
V <sub>CC</sub> Under Voltage Trip Level of Low-side	V <sub>CCL(OFF)</sub>	Tripping voltage of under voltage protection of low-side control power supply. When $V_{\rm CCL}$ falls below the threshold voltage, all low-side IGBTs are shut down. Refer to Chapter 3.1 for details.
V <sub>CC</sub> Under Voltage Reset Level of Low-side	V <sub>CCL(ON)</sub>	Reset voltage that resets the under voltage protection of low-side control power supply. Refer to Chapter 3.1 for details.
V <sub>CC</sub> Under Voltage Hysteresis of Low-side	V <sub>CCL(hys)</sub>	Hysteresis voltage between $V_{ exttt{CCL(OFF)}}$ and $V_{ exttt{CCL(ON)}}$ ,
V <sub>CC</sub> Under Voltage Trip Level of High-side	V <sub>CCH(OFF)</sub>	Tripping voltage of under voltage protection of high-side control power supply. When $V_{\rm CCH(U)}$ , $V_{\rm CCH(V)}$ or $V_{\rm CCH(W)}$ falls below the threshold voltage, the corresponding high-side IGBTs are shut down. Refer to Chapter 3.1 for details.
V <sub>CC</sub> Under Voltage Reset Level of High-side	V <sub>CCH(ON)</sub>	Reset voltage that resets the under voltage protection of high-side control power supply. Refer to Chapter 3.1 for details.
V <sub>CC</sub> Under Voltage Hysteresis of High-side	V <sub>CCH(hys)</sub>	Hysteresis voltage between $V_{\rm CCH(OFF)}$ and $V_{\rm CCH(ON)}$ .
V <sub>B</sub> Under Voltage Trip Level	$V_{B(OFF)}$	Tripping voltage of under voltage protection of high-side bias voltage. When $V_{B(U)_i}$ $V_{B(V)_i}$ $V_{B(W)}$ falls below the threshold voltage, the corresponding high-side IGBT is shut down. Refer to Chapter 3.2 for details.
V <sub>B</sub> Under Voltage Reset Level	V <sub>B(ON)</sub>	Reset voltage that resets the under voltage protection of high-side bias voltage. Refer to Chapter 3.2 for details.
V <sub>B</sub> Under Voltage Hysteresis	V <sub>B(hys)</sub>	Hysteresis voltage between $V_{B(OFF)}$ and $V_{B(ON)}$ .
Forward Voltage of Bootstrap Diode	V <sub>F(BSD)</sub>	Forward voltage when a specified forward current flows through BSD.
Built-in Limiting Resistance	R <sub>(BSD)</sub>	Built-in current limiting resistor resistance value of bootstrap circuit.



Table 2-2 Description of terminology

## (3) Thermal Characteristics

Item	Symbol	Description
Junction to Case Thermal Resistance (per single IGBT)	$R_{ ext{th(j-c)}\_ ext{IGBT}}$	Thermal resistance from junction to case of a single IGBT.
Junction to Case Thermal Resistance (per single Diode)	$R_{ ext{th(j-c)}\_ ext{FWD}}$	Thermal resistance from junction to case of a single FWD.

## (4) Mechanical Characteristics

Item	Symbol	Description
Mounting Torque of Screws	Ms	Maximum screwing torque when mounting the IPM to a cooling body with specified screws.
Heat-sink Side Flatness	-	Flatness of the IMS's aluminum surface. Refer to Fig. 2-4.
Weight	-	Weight of a single IPM.
Resistance to Soldering Heat	-	Number of times of solder heat resistance under specified conditions.




Fig. 2-2 Switching waveforms






Fig. 2-3 Temperature sensor position and  $T_{\rm C}$  measurement position




Fig. 2-4 Measurement point of heat sink surface flatness



# Chapter 3 Details of Control & Protection Functions

<ol> <li>Control Power Supply, VCCH(U,V,W), VCCL, COM</li> </ol>	3-2
2. High-side Bias Voltage, VB(U,V,W), VS(U,V,W)	3-6
3. Function of Built-in BSDs (Bootstrap Diodes)	3-9
4. Signal Input, IN(HU,HV,HW), IN(LU,LV,LW)	3-14
5. Overcurrent Protection Function, IS	3-17
6. Fault Status Output Function, VFO, CFO	3-19
7. Temperature Output Function, TEMP	3-21
8. Overheating Protection Function	3-23



# 1. Control Power Supply, VCCH(U,V,W), VCCL, COM

### 1. Voltage range of control power supply $V_{CCH(U,V,W)}$ , $V_{CCL}$

Please connect 15V DC power supply between VCCH(U), VCCH(V), VCCH(W), VCCL and COM terminals for the control power supply of this IPM. The voltage should be regulated to 15V±10% for proper operation. Table 3-1 describes the operating state of the IPM for various control power supply voltages. A low impedance capacitor and a high frequency decoupling capacitor should be connected close to the terminals of the power supply.

High frequency noise on the power supply might cause malfunction of the internal control IC or output erroneous fault signal. To avoid these problems, the maximum amplitude of voltage ripple of the control power supply should be less than  $\pm 1V/\mu s$ .

When connecting external shunt resistor, the potential at the COM terminal is different from that at the  $N(*)^{*1}$  terminal. Please refer all control circuits and power supplies to the COM terminal and not to the  $N(*)^{*1}$  terminals. If circuits are improperly connected, current might flow through the shunt resistor and cause improper operation of the short-circuit protection function. In general, it is recommended to set the COM terminal as the ground potential in the PCB layout.

The main control power supply is also connected to the bootstrap circuit, which provide floating power supplies for gate driving of high-side IGBTs.

When high side control power supply voltage  $V_{\text{CCH(U)}}$ ,  $V_{\text{CCH(V)}}$  or  $V_{\text{CCH(W)}}$  falls below  $V_{\text{CCH(OFF)}}$ , only the IGBT which UV protection is triggered is turned-off regardless of input signal condition.

When low side control power supply voltage  $V_{\text{CCL}}$  falls below  $V_{\text{CCL}(\text{OFF})}$ , all low-side IGBTs are turned-off regardless of input signal condition.

Table 3-1  $V_{\text{CCH}(U,V,W)}$ ,  $V_{\text{CCL}}$  voltage range versus operating state of IPM

Voltage range [V]	Operating state of IPM
0 ~ 4	The IPM does not operate. UV protection and alarm output do not function. dv/dt noise on P-N(*) power supply might cause malfunction to the IGBTs.
4 ~ 13	The IPM starts to operate. UV protection is activated. Input signals are blocked and fault output is generated.
13 ~ 13.5	UV protection is reset. Low-side IGBTs perform switching operation according to the input signal. Due to the driving voltage is below the recommended range, the conduction losses and switching losses of the IGBTs are larger than normal. The high-side IGBTs do not operate until $V_{\rm B(*)}^{*2}$ reach $V_{\rm B(ON)}$ after initial charging.
13.5 ~ 16.5	The IPM operates under recommended operating conditions.
16.5 ~ 20	Due to the driving voltage is above the recommended range, IGBTs are switching faster, which increases the system noise. Even with proper overcurrent protection design, the peak short-circuit current might be too large and lead to destruction.
Over 20	The IPM might be destroyed. It is recommended to connect a Zener diode to each control power supply terminal if necessary.

<sup>\*1</sup> N(\*): N(U),N(V),N(W) \*2  $V_{B(*)}$ :  $V_{B(U)}$ ,  $V_{B(V)}$ ,  $V_{B(W)}$ 



## 2. Under voltage (UV) protection of control power supply $V_{\text{CCH}(U,V,W)}$ , $V_{\text{CCL}}$

Fig.3-1 shows the UV protection circuit of high-side and low-side control power supply ( $V_{\rm CCH(U,V,W)}$ ,  $V_{\rm CCL}$ ). Fig.3-2 and Fig.3-3 show the UV protection operation sequence.

As shown in Fig.3-1, diodes are electrically connected to the VCCH(U,V,W)-COM and VCCL-COM terminals. These diodes are built-in to protect the IPM from input surge voltage. Do not use these diodes for voltage clamp purpose as it might damage the IPM.




Fig. 3-1 UV protection circuit of high-side and low-side control power supply






Fig. 3-2 UV protection operation sequence of  $V_{\rm CCL}$ 

When  $V_{\rm CCI}$  is below 4V, UV and fault output are not activated.

- <1> When  $V_{\rm CCL}$  is below  $V_{\rm CCL(ON)}$ , all low-side IGBTs are OFF. When  $V_{\rm CCL}$  exceeds  $V_{\rm CCL(ON)}$ , the fault output voltage  $V_{\rm FO}$  is reset from L level to H level. LVIC starts switching operation from the next input signal.
- <2> When  $V_{\rm CCL}$  falls below  $V_{\rm CCL(OFF)}$ , the fault output voltage  $V_{\rm FO}$  becomes L level. All low-side IGBTs are turned off. If the voltage drop period is less than  $t_{\rm FO(min.)}$ , the minimum fault output pulse width  $t_{\rm FO(min.)}$  is generated. During that period, all low-side IGBTs are turned off regardless of input signal condition.
- <3> UV protection is reset after  $t_{\rm FO}$  when  $V_{\rm CCL}$  exceeds  $V_{\rm CCL(ON).}$  Fault output voltage  $V_{\rm FO}$  is also reset. LVIC restarts switching operation from the next input signal.
- <4> If the voltage drop period is longer than  $t_{FO}$ , fault output pulse width with the same duration is output. During that period, all low-side IGBTs are turned off regardless of input signal condition.






Fig. 3-3 UV protection operation sequence of  $V_{\text{CCH}(U,V,W)}$ 

<1> When  $V_{\rm CCH(U)}$ ,  $V_{\rm CCH(V)}$  or  $V_{\rm CCH(W)}$  is below  $V_{\rm CCH(ON)}$ , the corresponding high-side IGBT is OFF. When  $V_{\rm CCH(U)}$ ,  $V_{\rm CCH(V)}$  or  $V_{\rm CCH(W)}$  exceeds  $V_{\rm CCH(ON)}$ , HVIC starts switching operation from the next input signal.

The fault output voltage  $V_{FO}$  is H level regardless of  $V_{CCH(U)}$ ,  $V_{CCH(V)}$  or  $V_{CCH(W)}$ . \*1

<2> When  $V_{\rm CCH(U)}$ ,  $V_{\rm CCH(W)}$  or  $V_{\rm CCH(W)}$  falls below  $V_{\rm CCH(OFF)}$ , the corresponding high-side IGBT is turned off.

The fault output voltage  $V_{FO}$  remains at H level.

<3> After UV protection is reset, HVIC restarts switching operation from the next input signal.

\*1: The fault output does not depend on the bias condition of the HVIC.



# 2. High-side Bias Voltage, VB(U,V,W), VS(U,V,W)

### 1. Voltage range of high-side bias voltage $V_{B(*)}$

The  $V_{B(^*)}$  voltage, which is the voltage difference between VB(U,V,W) and VS(U,V,W), is the high-side bias voltage for the built-in HVICs. HVIC can drive the high-side IGBTs if the voltage is in the range of 13.0~18.5V. The IPM has UV protection for  $V_{B(^*)}$  to ensure that the HVICs do not drive the high-side IGBTs when  $V_{B(^*)}$  voltage drops below a specified voltage. This function prevents the IGBT from operating in a high dissipation mode. Please note that the UV function turns-off only the IGBT of the triggered phase. There is no fault output.

In the case of using bootstrap circuit, the high-side IGBT bias voltage can be generated with the control power supply. Conventionally, high-side IGBT drive circuit requires three independent floating power supplies in addition to the control power supplies.

The high-side bias voltage is charged when the low-side IGBT is turned on or when freewheel current flows at the low-side FWD. Table 3-2 describes the operating state of the IPM for various high-side bias voltages. Connect a low impedance electrolytic capacitor and a smoothing capacitor with good frequency characteristics to the high-side bias voltage as close as possible to the terminals in order to prevent malfunction of this IPM caused by high frequency noise.

When high-side bias voltage  $V_{B(U)}$ ,  $V_{B(V)}$ , or  $V_{B(W)}$  falls below  $V_{B(OFF)}$ , only the high-side IGBT which UV protection is triggered is turned-off regardless of the input signal condition.

	Б() 3 3 1
Voltage range [V]	Operating state of IPM
0 ~ 4	The IPM does not operate. UV protection does not function. dv/dt noise on P-N(*) power supply might cause malfunction to the IGBTs.
4 ~ 12.5	The IPM starts to operate. UV protection is activated. Input signals are blocked.
12.5 ~ 13	UV protection is reset. High-side IGBTs perform switching operation according to the input signal. Due to the driving voltage is below the recommended range, the conduction losses and switching losses of the IGBTs are larger than normal.
13 ~ 18.5	The IPM operates under recommended operating conditions.
18.5 ~ 20	Due to the driving voltage is above the recommended range, IGBTs are switching faster, which increases the system noise. Even with proper overcurrent protection design, the peak short-circuit current might be too large and lead to destruction.
Over 20	The IPM might be destroyed. It is recommended to connect a Zener diode to each control power supply terminal if necessary.

Table 3-2  $V_{B(*)}$  voltage range versus operating state of IPM



## 2. Under voltage (UV) protection of high-side bias voltage $V_{\mathsf{B}(^*)}$

Fig.3-4 shows the UV protection circuit of high-side bias voltage  $V_{\rm B(*)}$ .

Fig.3-5 shows the UV protection operation sequence of  $V_{B(*)}$ .

As shown in Fig.3-4, diodes are electrically connected to the VB(U,V,W), VS(U,V,W) and VB(U,V,W)-COM terminals. These diodes are built-in to protect the IPM from input surge voltage. Do not use these diodes for voltage clamp purpose as it might damage the IPM.




Fig. 3-4 UV protection circuit of high-side bias voltage






Fig. 3-5 UV protection operation sequence of  $V_{\rm B(^*)}$ 

- <1> When  $V_{B(U)}$ ,  $V_{B(V)}$  or  $V_{B(W)}$  is below  $V_{B(ON)}$ , the corresponding high-side IGBT is OFF. When  $V_{B(^*)}$  exceeds  $V_{B(ON)}$ , HVIC starts switching operation from the next input signal. The fault output voltage  $V_{FO}$  is H level regardless of  $V_{B(^*)}$ . \*1
- <2> When  $V_{\rm B(U)}$ ,  $V_{\rm B(V)}$  or  $V_{\rm B(W)}$  falls below  $V_{\rm B(OFF)}$ , the corresponding high-side IGBT is turned off. The fault output voltage  $V_{\rm FO}$  remains at H level.
- <3> After UV protection is reset, HVIC restarts switching operation from the next input signal.

<sup>\*1:</sup> The fault output does not depend on the bias condition of the HVIC.



# 3. Function of Built-in BSDs (Bootstrap Diodes)

There are several ways to generate high-side bias voltage  $V_{B(^*)}$  (VB(U)-VS(U), VB(V)-VS(V), VB(W)-VS(W) voltage). This IPM can configure a bootstrap circuit by using the built-in BSDs. When configuring the bootstrap circuit, it is necessary to set the duty ratio and on-time according to the bootstrap capacitor and the charging operation conditions.

### 1. Bootstrap circuit operation

<Low-side IGBT ON (Fig. 3-6): timing chart (Fig. 3-7)>

When low-side IGBT is ON, the high-side bias voltage  $V_{B(^*)}(t1)$  from the charging operation of the bootstrap capacitor can be expressed by the following equations.

$$V_{\text{B(*)}}(t1) = V_{\text{CC}} - V_{\text{F}} - V_{\text{CE(sat)}} - I_{\text{B}} \cdot \text{R}$$
 ..... transient state  $V_{\text{B(*)}}(t1) \approx V_{\text{CC}}$  ..... steady state

 $V_{\rm F}$ : Forward voltage of BSD (D)

 $V_{CE(sat)}$ : Saturation voltage of low-side IGBT

R: Bootstrap circuit resistance (R)

I<sub>B</sub>: Charging current of bootstrap circuit

When low-side IGBT is turned off, the motor current flows to the high-side FWD. When the  $V_{\rm S}$  potential rises above  $V_{\rm CC}$ , the charging of C stops, and  $V_{\rm B(^*)}$  gradually decreases due to current consumption by the high-side control power supply.




Fig. 3-6 Circuit diagram of charging operation when low-side IGBT is ON




Fig. 3-7 Timing chart of charging operation when low-side IGBT is ON



<Low-side IGBT OFF, low-side FWD ON (freewheeling)
(Fig. 3-8): sequence (Fig. 3-9)>

When low-side IGBT is OFF and low-side FWD is ON, freewheel current flows through the low-side FWD. The high-side bias voltage  $V_{\rm B(^*)}(t2)$  from the charging operation of the bootstrap capacitor can be expressed by the following equations.

$$V_{\text{B}(^*)}(t2) = V_{\text{CC}} - V_{\text{F}} + V_{\text{F}(\text{FWD})} - I_{\text{B}} \cdot \text{R} \dots$$
 transient state  $V_{\text{B}(^*)}(t2) \approx V_{\text{CC}}$  ..... steady state

 $V_{\rm F}$ : Forward voltage of BSD (D)

 $V_{\mathsf{F}(\mathsf{FWD})}$ : Forward voltage of low-side FWD

R: Bootstrap circuit resistance (R)

I<sub>B</sub>: Charging current of bootstrap circuit

When both the low-side and high-side IGBTs are OFF, the regenerative current flows through the low-side FWD. Therefore, the  $V_{\rm S}$  potential drops to  $-V_{\rm F}$  of FWD, and the bootstrap capacitor is recharged. When the high-side IGBT is turned on and the  $V_{\rm S}$  potential rises above  $V_{\rm CC}$ , the charging of C stops, and  $V_{\rm B(^*)}$  gradually decreases due to current consumption by the high-side control power supply.




Fig. 3-8 Circuit diagram of charging operation when low-side FWD is ON




Fig. 3-9 Timing chart of charging operation when low-side FWD is ON



### 2. Setting of bootstrap operating conditions

### 2.1 Setting the bootstrap capacitance and minimum ON/OFF pulse width

The bootstrap capacitance can be determined by the following equation:

$$C = I_{\text{CCHB}} \cdot \frac{t1}{\text{d}V}$$

- \* t1: the maximum ON pulse width of the high-side IGBT
- \* *I*<sub>CCHB</sub> : consumption current of high-side drive power supply (temperature and frequency dependent)
- \* dV: allowable discharge voltage of  $V_{B(*)}$  (refer to Fig.3-10)

Certain margin should be added to the calculated capacitance.

In general, select a capacitor that is two to three times of the calculated result.

The recommended minimum ON pulse width (t2) of the low-side IGBT should be determined such that the time constant  $R \cdot C$  will enable the discharged voltage (dV) to be fully recharged again during the ON period.

In the case of the control mode which only the high-side IGBT performs switching operation (Fig. 3-10), the time constant should be set so that the discharged voltage can be fully recharged again during the high-side IGBT OFF (low-side FWD ON) period.

The minimum pulse width is decided by the minimum ON pulse width of the low-side IGBT, or the minimum OFF pulse width of the high-side IGBT, whichever is longer.

$$t2 \geq \frac{R \cdot C \cdot \mathrm{d}V}{V_{\mathrm{CC}} - V_{\mathrm{B}}(\mathrm{min})}$$

- \* t2 : Minimum ON pulse width of low-side IGBT
- \* R: Bootstrap circuit resistance R<sub>(BSD)</sub> (refer to Fig. 3-11, Fig. 3-12)
- \* C: Bootstrap capacitance
- \* dV: Allowable discharge voltage of  $V_{\mathsf{B}(^*)}$
- \*  $V_{CC}$ : Voltage of high-side, low-side control power supply (ex.15V)
- \*  $V_{\rm B}({\rm min})$ : Minimum voltage of high-side bias voltage (add margin to  $V_{\rm B(ON)}$ , ex.14V)




Fig. 3-10 Timing chart of charging and discharging operation



The bootstrap diode has built-in current limiting resistor of 20 $\Omega$  (typ.). Fig. 3-11 and Fig. 3-12 show the  $V_{\text{F}}$ - $I_{\text{F}}$  characteristics of the bootstrap diode.




Fig. 3-11  $V_F$ - $I_F$  characteristic of BSD




Fig. 3-12  $V_F$ - $I_F$  characteristic of BSD (zoom at low current range)



### 2.2 Setting the initial charging of bootstrap capacitor

Initial charging of the bootstrap capacitor is required to start the inverter.

The pulse width or the number of pulses should be long enough to fully charge the bootstrap capacitor.

For reference, it takes about 10ms to charge a 47uF capacitor through the built-in bootstrap diode.




Fig. 3-13 Circuit diagram of initial charging operation




Fig. 3-14 Timing chart of initial charging operation



# 4. Signal Input, IN(HU,HV,HW), IN(LU,LV,LW)

### 1. Input terminals connection

Fig. 3-15 shows an example of interface circuit between MPU and the IPM. The input terminals can be connected directly to the MPU. The input terminals have built-in pull-down resistors, so there is no need for external pull-down resistors. Also, the input logic is high active, thus there is no need for external pull-up resistors.

Insert RC filter circuit as shown by the dotted line in Fig. 3-15 if noise is superimposed on long signal wire. Adjust the RC constant according to the PWM control method and the wiring pattern of the printed circuit board.




Fig. 3-15 Recommended MPU I/O interface circuit of IN(HU,HV,HW), IN(LU,LV,LW) terminals



### 2. Input terminals circuit

The input logic of this IPM is high active. Thus, the input signal has no restriction on the power supply startup and shutdown sequence, so the system is fail safe. In addition, as shown in Fig. 3-16, the input terminals have built-in pull-down resistors, thus there is no need for external pull-down resistors, reducing the number of system components. Furthermore, a 3.3V-class MPU can be connected directly since the input signal threshold voltage is low.

In the case of connecting an external filter resistor between the MPU and the input terminal of the IPM, make sure that the input terminal voltage is above the input signal threshold voltage in consideration of the built-in pull-down resistor.

As shown in Fig.3-16, diodes are electrically connected to the VCCL-IN(HU,HV,HW,LU,LV,LW) and IN(HU,HV,HW,LU,LV,LW)-COM terminals. These diodes are built-in to protect the IPM from input surge voltage. Do not use these diodes for voltage clamp purpose as it might damage the IPM.




Fig.3-16 Circuit of IN(HU,HV,HW), IN(LU,LV,LW) terminals



### 3. IGBT drive state and input signal pulse width

 $t_{\rm IN(on)}$  is the recommended minimum ON pulse width required to turn-on the IGBT without malfunction, and  $t_{\rm IN(off)}$  is the recommended minimum OFF pulse width required to turn-off the IGBT without malfunction. Fig. 3-17 and Fig. 3-18 show the IGBT drive state at various input signal pulse width.

- A: IGBT might turn-on even when the input signal ON pulse width is less than minimum  $t_{\rm IN(on)}$ . In the case of input signal ON pulse width is less than minimum  $t_{\rm IN(on)}$  and a voltage below -5V is applied between U-COM, V-COM, W-COM terminals, not only the IPM might be broken but also the IGBT might not turn-off due to malfunction of the control circuit.
- B: In steady state operation. IGBT operates in the linear region.
- C: IGBT might turn-off even when the input signal OFF pulse width is less than minimum  $t_{\rm IN(off)}$ . In the case of input signal OFF pulse width is less than minimum  $t_{\rm IN(off)}$  and a voltage below -5V is applied between U-COM, V-COM, W-COM terminals, not only the IPM might be broken but also the IGBT might not turn-on due to malfunction of the control circuit.
- D: In steady state operation. IGBT is completely turned off.




Fig. 3-17 IGBT drive state versus input signal ON pulse width




Fig. 3-18 IGBT drive state versus input signal OFF pulse width



### 5. Overcurrent Protection Function, IS

#### 1. Input terminals connection

The overcurrent (OC) protection works by detecting the voltage generated at the external shunt resistor connected between N(\*)  $^{*1}$  and COM terminal, or the voltage generated at the sense resistor connected between VSC and COM terminal, and input to IS terminal. When this voltage exceeds  $V_{\rm IS(ref)}$ , all low-side IGBTs are turned-off and fault output is generated.

Fig. 3-19 shows the OC protection detection circuit of IS terminal. Fig. 3-20 shows the OC protection operation sequence.

To prevent the IPM from unnecessary operations due to switching noise or recovery current during normal operation, it is recommended to insert an external RC filter (time constant is approximately 1.5µs) to the IS terminal. Keep the wiring between the IPM and the shunt resistor as short as possible too.

As shown in Fig. 3-19, diodes are electrically connected between VCCL-IS and IS-COM terminals. These diodes are built-in to protect the IPM from input surge voltage. Do not use these diodes for voltage clamp purpose as it might damage the IPM.




Fig. 3-19 OC protection detection circuit of IS terminal






Fig. 3-20 OC protection operation sequence

<t1> : The IS input voltage is less than  $V_{\rm IS(ref)}$ . All low-side IGBTs perform normal switching operation.

t2: When IS input voltage exceeds  $V_{\rm IS(ref)}$ , OC is detected.

t3: Fault output voltage is generated and all low-side IGBTs are turned off after the overcurrent protection delay time  $t_{d(IS)}$ . Propagation delay of LVIC is included in  $t_{d(IS)}$ .

t4: OC protection is reset after  $t_{\rm FO}$ . LVIC restarts switching operation from the next input signal.



### 6. Fault Status Output Function, VFO, CFO

As shown in Fig. 3-21, it is possible to connect the fault status output terminal VFO directly to the MPU. The VFO terminal is open drain configured, thus this terminal should be pulled up to 5V or 3.3V DC logic power supply with a resistor of about  $10k\Omega$ . It is also recommended to connect a bypass capacitor C1 and inrush current limiting resistor R1 of  $5k\Omega$  or more between the MPU and the VFO terminal. These signal lines should be as short as possible.

VFO terminal outputs fault status alarm during UV protection of  $V_{CCL}$ , OC protection, and OH protection. (OH protection is built into "6MBP \*\* XTC065-50")

The pulse width of the fault status output ( $t_{FO}$ ) can be adjusted by the capacitance of the capacitor between CFO and COM terminal. The fault status output pulse width is 2.4ms when the capacitor capacitance is 22nF.  $C_{FO}$  is given by  $C_{FO}$  (typ.) =  $t_{FO}$  x (9.1 x 10-6) (F).

As shown in Fig. 3-21, diodes are electrically connected between VCCL-VFO and VFO-COM terminals. These diodes are built-in to protect the IPM from input surge voltage. Do not use these diodes for voltage clamp purpose as it might damage the IPM.

Fig. 3-22 shows the voltage-current characteristics of VFO terminal during fault status output.  $I_{FO}$  is the sink current of VFO terminal.




Fig. 3-21 Recommended MPU I/O interface circuit of VFO terminal






Fig. 3-22 Voltage-current characteristics of VFO terminal during fault status output



### 7. Temperature Output Function, TEMP

As shown in Fig. 3-23, the temperature output terminal TEMP can be connected directly to the MPU. It is recommended to connect a bypass capacitor and an inrush current limiting resistor of  $10k\Omega$  or more between the MPU and the TEMP terminal. These signal lines should be as short as possible.

This IPM has a built-in temperature sensor in LVIC that outputs analog voltage according to the LVIC virtual junction temperature. This function has no fault status output because it is not intended to protect the IPM. "6MBP \*\* XTC065-50" has built-in overheating (OH) protection. Fault status output is generated when the temperature exceeds  $T_{\rm OH}$ .

As shown in Fig. 3-23, a diode is electrically connected between the TEMP-COM terminals. This diode is built-in to protect the IPM from input surge voltage. Do not use this diode for voltage clamp purpose as it might damage the IPM.

Fig. 3-24 shows the LVIC virtual junction temperature versus TEMP output voltage characteristics. In the case of the MPU power supply voltage is 3.3V, connect a Zener diode to the TEMP terminal. The output voltage shows clamp characteristic at below room temperature. Connect a  $5k\Omega\pm10\%$  pull-down resistor to the TEMP terminal if linear characteristic is required. Fig. 3-25 shows the LVIC virtual junction temperature versus TEMP output voltage characteristics with  $5k\Omega$  pull-down resistor.

Fig. 3-26 shows the operation sequence of the TEMP terminal during startup and shutdown of IPM.




Fig. 3-23 Recommended MPU I/O interface circuit of TEMP terminal






Fig. 3-24 LVIC virtual junction temperature vs.

TEMP output voltage characteristic

(without pull-down resistor)




Fig. 3-25 LVIC virtual junction temperature vs. TEMP output voltage characteristic (with  $5k\Omega$  pull-down resistor)




Fig. 3-26 Operation sequence of TEMP terminal during startup and shutdown of IPM

- t1-t2: TEMP output function is activated when  $V_{\rm CCL}$  exceeds  $V_{\rm CCL(ON)}$ . When  $V_{\rm CCL}$  is lower than  $V_{\rm CCL\ (ON)}$ , TEMP output voltage is the same as clamp voltage.
- t2-t3: TEMP output voltage rises to the voltage determined by LVIC virtual junction temperature. Under temperature condition that cause clamp operation, TEMP output voltage is the same as clamp voltage even if  $V_{\text{CCL}}$  exceeds  $V_{\text{CCL (ON)}}$ .
- t3-t4: TEMP output function is reset when  $V_{\rm CCL}$  falls below  $V_{\rm CCL(OFF)}$ . TEMP output voltage is the same as clamp voltage.



### 8. Overheating Protection Function

The overheating (OH) protection function is built in "6MBP \*\* XTC065-50".

The OH function monitors the LVIC virtual junction temperature.

Fig. 2-3 shows the position of the  $T_{\rm OH}$  sensor.

As shown in Fig. 3-27, when LVIC virtual junction temperature exceeds  $T_{\rm OH}$ , all low-side IGBTs are turned-off. If LVIC virtual junction temperature falls below  $T_{\rm OH}-T_{\rm OH(hys)}$ , OH function is reset.




Fig. 3-27 OH protection operation sequence

<1> : When LVIC virtual junction temperature is below  $T_{\rm OH}$ , all low-side IGBTs operate normally.

<2> : While LVIC virtual junction temperature is above  $T_{\rm OH}$ , all low-side IGBTs are turned off.

<3>: During OH protection status, TEMP terminal continues to output voltage corresponding to LVIC virtual junction temperature.

<4>: Fault status and OH protection status are reset after LVIC virtual junction temperature falls below  $T_{\text{OH-}}T_{\text{OH(hys)}}$  and  $t_{\text{FO}}$  has elapsed. The low-side IGBTs restart operation from the next input signal.  $T_{\text{OH(hys)}}$  is the hysteresis temperature of overheating protection.



## Chapter 4 Details of Inverter Block

1. Connection of Bus Voltage Input Terminal and Low-side IGBTs Emitter	4-2
2. About Short Circuit Protection	4-4
3. Setting of External Shunt Resistor for Overcurrent Protection	4-6



## 1. Connection of Bus Voltage Input Terminal and Low-side IGBTs Emitter

This chapter describes the guidelines and precautions of circuit design for power terminals, such as how to determine the current sense resistor and external shunt resistor.

### 1. Description of Power Terminals

Table 4-1 shows the details of the power terminals.

Table 4-1 Details of power terminals

Terminal Name	Description
Р	Bus voltage (+) input terminal.
	This terminal is connected to the collector of the high-side IGBTs internally.
	Connect a snubber capacitor close to this terminal to suppress the surge voltage generated by wiring inductance and the PCB pattern.  (Generally, film capacitor is used)
U, V, W	Inverter output terminal.
	Connect to motor load.
N(U), N(V), N(W)	Bus voltage (-) input terminals.
	These terminals are connected to the emitter of the low-side IGBTs of each phase.
	When using the external shunt resistor method to monitor the current of each phase, connect a shunt resistor between these terminals and power GND.
VSC	Low-side sense current detection terminal.
	This terminal is connected to the sense terminal of the low-side IGBTs. This terminal detects the sense current shunted from the main current.
	Connect a sense resistor between VSC terminal and control GND for short-circuit protection.



#### 2. Recommended wiring for shunt resistor and snubber capacitor

External shunt resistors are connected to detect overcurrent (OC) condition and phase current. Long wiring pattern between the shunt resistors and the IPM might generate excessive surge voltage that might damage the control IC and the OC detection components. The wiring between the shunt resistors and the IPM should be as short as possible.

As shown in Fig. 4-1, snubber capacitor should be connected at the right location to suppress surge voltage effectively. Generally, a snubber capacitor of 0.1 to 0.22uF is recommended. If the snubber capacitor is connected at point "A", the surge voltage cannot be suppressed effectively because the wiring inductance is not negligible.

If the snubber capacitor is connected at point "B", the charging and discharging current flowing through the snubber capacitor also flows through the shunt resistor. This will impact the current sensing signal, thus the OC protection level will be lower than the designed value. Although the surge voltage suppression effect when the snubber capacitor is connected at point "B" is better than at point "A" or point "C", in consideration of the current detection accuracy, point "C" is recommended.





Fig. 4-1 Recommended wiring of shunt resistor and snubber capacitor



### 2. About Short Circuit Protection

There are two methods for short circuit (SC) protection in this IPM. The first method is by detecting the sense current shunted from the main current flowing through the low-side IGBTs. The second method is to directly sensing the main current with external shunt resistors connected to the N(\*) terminals.



<sup>\*</sup> When using the external shunt resistor method, connect the VSC terminal to the control GND with the specified sense resistor instead of leaving it open.

Fig. 4-2 SC detection circuits

#### 1. SC protection by sense current method

SC protection works by feeding back the voltage generated by the sense resistor  $R_{\rm sc}$  to the IS terminal. Table 4-2 shows the specified sense resistor value and short circuit protection current value.

Table. 4-2 SC protection current value (no external shunt resistor connected to N(\*) terminals)

Type Name	Sense resistor $R_{\rm sc}$	SC protection current (Min.)
6MBP50XTA065-50 6MBP50XTC065-50	40.2 Ω	85 A
6MBP75XTA065-50 6MBP75XTC065-50	23.2 Ω	127 A



It is recommended to connect an RC filter to the input of IS terminal to prevent malfunction of the SC protection circuit caused by noise. The RC time constant is determined by the noise application time and the IGBT's short circuit capability. Time constant of 1.1us is recommended.

To activate 6MBP50XTA065-50 SC protection,  $R_{\rm sc}$  must be set to 40.2 $\Omega$  or higher. For  $R_{\rm sc}$ , it is recommended to use a resistor with small variation (1% or less) including temperature characteristics, low inductance, and wattage rating of 1/8W or more.

#### 2. SC protection by external shunt resistor method

The SC protection function by sense current method is intended for short circuit protection when an excessive short circuit current flows, such as arm short circuit or load short circuit.

For OC protection that requires accuracy, such as demagnetization current protection of motor, external shunt resistor method is recommended.

When external shunt resistor is connected, the current split ratio between the main and sense current varies, thus the SC protection current value by sense resistor changes too. Table 4-3 shows the minimum SC protection value with shunt resistors connected.

If the external shunt resistance is too large, the IGBT saturation current will decrease due to the gate voltage of the low-side IGBT is lowered by the shunt resistor voltage drop. It is recommended to set the shunt resistance to  $7m\Omega$  or less for 6MBP50XT\*065-50, and  $4.5m\Omega$  or less for 6MBP75XT\*065-50.

When using external shunt resistors, it is recommended to use low inductance chip resistors to reduce the surge voltage during short circuit. Do not use shunt resistors with large inductance, such as cement resistors.

Table 4-3 SC protection current value with shunt resistors (6MBP50XT\*065-50,  $R_{sc}$ =40.2 $\Omega$ )

External shunt resistance	OC protection current (Min.)
None	85 A
3 mΩ	57 A
5 mΩ	48 A

When using the external shunt resistor method, connect the VSC terminal to the control GND with the specified sense resistor instead of leaving it open.



### 3. Setting of External Shunt Resistor for Overcurrent Protection

The following shows an example of selecting external shunt resistor for OC, SC protection, in which OC, SC detection is performed using only external shunt resistor instead of the current sensing method.

When using the external shunt resistor method, connect the VSC terminal to the control GND with the specified sense resistor instead of leaving it open.

#### 1. Selecting shunt resistor

The shunt resistance value is calculated by the following equation:

$$R_{Sh} = \frac{V_{IS(ref)}}{I_{OC}} \tag{4.1}$$

where  $V_{\rm IS(ref)}$  is the OC protection voltage level of IPM, and  $I_{\rm OC}$  is the OC protection current level.  $V_{\rm IS(ref)}$  is 0.455V(min.), 0.48V(typ.), and 0.505V(max.).  $R_{\rm sh}$  is the resistance of shunt resistor. The maximum OC detection level should be set lower than the repetitive peak collector current specified in the specification sheet of the IPM considering the variations in shunt resistance.

For example, if the OC detection level is set to 100A, the recommended shunt resistance value can be calculated as:

$$R_{Sh(min)} = \frac{V_{IS(ref)(max)}}{I_{OC}} = \frac{0.505}{100} = 5.05[m\Omega]$$
 (4.2)

where  $R_{\rm sh(min)}$  is the minimum shunt resistance.

Based on the above expressions, the minimum shunt resistance is calculated. It is necessary to select a shunt resistance according to the required OC protection level in practical application.

where  $R_{\rm sh(min)}$  is the minimum shunt resistance.

Based on the above expressions, the minimum shunt resistance is calculated. It is necessary to select a shunt resistance according to the required OC protection level in practical application.



#### 2. Setting the delay time of OC protection

An external RC filter is required to prevent malfunction of the OC protection circuit caused by noise. The RC time constant is determined by the noise application time and the IGBT's short circuit capability. Time constant of 1.1us is recommended.

When the voltage across the shunt resistor exceeds the OC level, the filter delay time  $t_{\rm delay}$ , which is the time for the IS terminal input voltage to rises to the OC level, is determined by the time constant of the RC filter and is expressed by the following equation.

$$t_{(delay)} = -\tau \cdot \ln(1 - \frac{V_{IS(ref)(\text{max})}}{R_{Sh} \cdot I_P})$$
(4.3)

where t is the RC time constant, and  $I_P$  is the peak current flowing through the shunt resistor. In addition, there is a shutdown propagation delay of OC ( $t_{d(IS)}$ ), thus the total time  $t_{total}$  from OC detection until the shutdown of IGBT is given by the following equation.

$$t_{total} = t_{delay} + t_{d(IS)} \tag{4.4}$$

The short circuit capability of the IGBT must be considered for the total delay time. Please confirm the appropriate delay time in actual equipment.



# Chapter 5 Recommended Wiring and Layout

Examples of Application Circuit	5-2
2. Recommendations and Precautions in PCB Design	5-6



## 1. Examples of Application Circuit

This chapter describes the recommended wiring and layout.

Please refer to the following application circuit examples for tips and precautions when designing PCB.

Fig. 5-1, Fig. 5-2, and Fig. 5-3 show examples of application circuits using three types of current detection methods. The notes are common for all circuits.




Fig. 5-1 Example of application circuit 1

(In the case of detecting all 3 phase current at once with a single shunt resistor)






Fig. 5-2 Example of application circuit 2

(In the case of detecting each phase current with individual shunt resistor )






Fig. 5-3 Example of application circuit 3 (In the case of detecting sense current with sense resistor )



#### <Note>

- The input signal of this product is high active. The input circuit of the control IC has built-in pull-down resistors. To prevent malfunction, the wiring of each input should be as short as possible.
   When using RC filter, set the input signal level to meet the turn-on and turn-off threshold voltages.
- 2. VFO output is open drain type. It should be pulled up to 5V power supply with resistor of about 10kO.
- 3. To prevent malfunction, the wiring of <A>, <B> and <C> should be as short as possible.
- 4. Set the time constant of R2-C2 of the OC protection circuit to about 1.1us. The OC shutdown time might vary depending on the wiring pattern. For R2 and C2, tight tolerance, temperature compensated type is recommended.
- 5. It is recommended to set the OC protection circuit comparator reference voltage to the same level as the IPM OC protection threshold voltage  $V_{\rm IS(ref)}$ .
- 6. Use high speed comparator and logic IC to detect OC condition quickly.
- 7. It is recommended to connect a Schottky barrier diode D1 if negative voltage is generated at R1 during switching operation.
- 8. All capacitors should be connected as close as possible to the terminals. Ceramic capacitors with excellent temperature, frequency and DC bias characteristics for C1 and C4, and electrolytic capacitors with excellent temperature and frequency characteristics for C3 and C5 are recommended.
- To prevent destruction caused by surge voltage, the wiring between snubber capacitor C6, P
  terminal and Ns node should be as short as possible. Generally, the recommended snubber
  capacitance is 0.1uF to 0.22uF.
- 10. The two COM terminals (terminal no.16 & 24) are not connected internally. Connect both terminals to the signal GND at single point.
- 11. To prevent the destruction caused by surge voltage, it is recommended to connect a 22V Zener diode to each control power supply and high-side bias voltage terminal.
- 12. It is recommended that the signal GND and the power GND be wired separately, and to connect the snubber capacitor GND: Ns at a single point to avoid the effect of voltage fluctuation due to current flowing in the power line.
- 13. For  $R_{\rm sc}$ , it is recommended to use a resistor with small variation (1% or less) including temperature characteristics, low inductance, and wattage rating of 1/8W or more. Please evaluate it sufficiently in actual system.
- 14. When using external shunt resistors, it is recommended to use low inductance chip resistors. Do not use shunt resistors with large inductance, such as cement resistors.



### 2. Recommendations and Precautions in PCB Design

In this section, the recommended pattern layout and precautions in PCB design are described. Fig. 5-4 to Fig. 5-8 show the images of recommended PCB layout in examples of application circuit (Fig. 5-1, Fig. 5-2, Fig. 5-3).

In these figures, the input signal from the system is represented by "IN(HU)".

Recommended layouts and precautions are as follows.

- (1) Overall design around the IPM
  - (A) At boundary where the potential difference is high, secure an appropriate creepage distance. (Make a slit between there if necessary)
  - (B) Separate the pattern of power input (DC bus voltage) part and the high-side bias voltage part to prevent the increase of conduction noise. In the case of using a multilayer PCB and crossing these wirings on pattern, please take note of the stray capacitance between the wirings and the insulation performance of the PCB.
  - (C) Separate the high-side bias voltage and the input circuit pattern for each phase to prevent system malfunction. In the case of using a multilayer PCB, it is strongly recommended not to cross these wirings.

Details of each part are described in next page.




Fig. 5-4 Image of recommended PCB layout (Overall design around the IPM)



#### (2) Power input part

- (A) Connect the snubber capacitor between the P terminal and the GND of the shunt resistor as close as possible. To avoid the influence of pattern inductance, the pattern between snubber capacitor, P terminal and shunt resistor should be as short as possible.
- (B) Separate the pattern of the bulk capacitor and the pattern of the snubber capacitor near to the P terminal and shunt resistor.
- (C) The pattern from the power GND and COM terminal should be connected as close as possible to the shunt resistor at a single point ground.
- (D) Please use low inductance type for shunt resistor.
- (E) The pattern between the N(U), N(V), N(W) terminals and the shunt resistor should be as short as possible.




Fig. 5-5 Image of recommended PCB layout (Power input part)

#### (3) High-side bias voltage part

- (A) The pattern between VB(U,V,W) terminal and the electronic components (ceramic capacitor, electrolytic capacitor, Zener diode) should be as short as possible.
- (B) Use an appropriate capacitor according to the application. In particular, use a ceramic capacitor or a low ESR capacitor close to the VB(U,V,W) terminals.
- (C) If the stray capacitance between VB(U) and the power GND (or equal potential) terminal is large, the voltage between VB(U) and VS(U) terminals might become overvoltage or negative voltage due to the high dV/dt during IGBT turn-on and turn-off. Therefore, it is recommended to connect a Zener diode between VB(U) and VS(U) terminals. It should be connected as close as possible to VB (U) terminal.

  (The same applies to VB(V) and VB(W).)





Fig. 5-6 Image of recommended PCB layout (High-side bias voltage part)



#### (4) Interface part

- (A) If the influence of noise from the high-side bias voltage is not negligible, connect a capacitor between the input signal and the COM terminal. The negative pole of the capacitor should be connected to the signal GND as close as possible to the COM terminal. In the case of connecting a filter resistor or capacitor, please take into account of the built-in pull-down resistor and confirm the the input signal level in the actual system.
- (B) The two COM terminals (terminal no.16 & 24) are not connected internally. Connect both terminals to the signal GND at single point.
- (C) Connect an electrolytic capacitor and a ceramic capacitor between VCCL and COM, and between VCCH(U,V,W) and COM. Connect these capacitors as close as possible to each terminal.
- (D) The output signal from the TEMP terminal should be in parallel with the signal GND in order to minimize the effect of noise.
- (E) The pattern of signal GND from the system and the pattern from the COM terminal should be connected at a single point ground. The single point ground should be as close as possible to the COM terminal.



Note) The input signal is represented with "IN(HU)".

Fig. 5-7 Image of recommended PCB layout (Interface part)



#### (5) Overcurrent protection part

As shown in Fig. 5-1, Fig. 5-2 and Fig. 5-3, there are three methods for OC detection and protection. They are "Detecting all 3 phase current at once with a single shunt resistor method" (Fig. 5-8(a)), "Detecting each phase current with individual shunt resistor method" (Fig. 5-8(b)), and "Detecting sense current with sense resistor method" (Fig. 5-8(c)).

#### In Fig. 5-8(a)

- (A) The pattern between the negative pole of the shunt resistor and the COM terminal is very important. It is the reference potential for the control IC, and also the path for the high-side bootstrap capacitor charging current and the low-side IGBT gate drive current. Therefore, to minimize the effect of common impedance, this pattern should be as short as possible.
- (B) The pattern of IS signal should be as short as possible to avoid OC level fluctuation.
- (C) To prevent erroneous detection during switching operation, connect a RC filter to the IS terminal. The negative pole of the RC filter capacitor should be connected to the signal GND near the COM terminal.
- (D) If negative voltage is applied to the IS terminal during switching operation, connect a Schottky barrier diode between the IS terminal and the COM terminal or in parallel with the shunt resistor.




Fig. 5-8(a) Detecting all 3 phase current at once with a single shunt resistor method

#### In Fig. 5-8(b)

- (A) Use high speed comparator and logic IC to detect OC condition quickly
- (B) The reference voltage of OC which is input to the comparator should be coupled by a capacitor to signal GND. The capacitor should be connected as close as possible to the comparator.
- (C) Separate the signal GND pattern of COM terminal and the signal GND pattern of comparator.
- (D) The signal GND pattern of COM terminal and the signal GND pattern of comparator should be connected at a single point ground. The single point ground should be as close as possible to the shunt resistor.
- (E) Other precautions and recommended patterns are same as Fig. 5-7(a). Refer to Chapter 4, Section 2 for details on circuit constant determination.






Fig. 5-8(b) Detecting each phase current with individual shunt resistor method

#### In Fig. 5-8(c)

- (A) It is recommended that the signal GND and the power GND be wired separately, and to connect the snubber capacitor GND: Ns at a single point to avoid the effect of voltage fluctuation due to current flowing in the power line.
- (B) To prevent fluctuations of the OC protection level and malfunction, the IS signal pattern should be as short as possible.
- (C) To prevent erroneous detection during switching operation, connect a RC filter to the IS terminal. The negative pole of the RC filter capacitor should be connected to the signal GND near the COM terminal.




Fig. 5-8(c) Detecting sense current with sense resistor method



## Chapter 6 Mounting Guidelines and Thermal Design

Soldering to PCB	6-2
2. Mounting to Heat Sink	6-3
3. Spacer Position	6-4
4. Cooler (Heat Sink) Selection	6-5



## 1. Soldering to PCB

#### Soldering

(1) The IPM temperature during soldering might exceed the absolute maximum rating of the IPM. To prevent damage to the IPM and to ensure reliability, please do not use exceed the following soldering temperature.

Table 6-1 Soldering temperature and immersion time

	Method	Soldering temperature and time
а	Dip soldering / Soldering iron	260±5°C, 10±1sec
b	Dip soldering / Soldering iron	350±10°C, 3.5±0.5sec


- (2) Keep the terminal immersion depth at least 1.5mm away from the lead stopper position. When using flow soldering, be careful not to immerse the package in the solder bath.
- (3) We recommend that you do not reuse IPM that have been removed from the PCB. There is possibility that the removed IPM was subjected to thermal or mechanical damage during the removal process.



## 2. Mounting to Heat Sink

Mounting procedure and precautions

When mounting the IPM to a heat sink, please refer to the following recommended tightening sequence. Uneven tightening due to excessive torque might lead to destruction or degradation of the chip.



Note) Set the temporary tightening torque to about 30% of the maximum torque rating

Fig. 6-1 Recommended screw tightening sequence

Fig. 6-2 shows the measurement position of the heat sink flatness.

The flatness of the heat sink should be  $0\mu m/100mm$  to  $+100\mu m/100mm$ , and the surface roughness (Rz) should be less than  $10\mu m$ .

If the heat sink has a concave surface, a gap occurs between the heat sink and the IPM, leading to reduced cooling efficiency.

If the flatness is +100µm or more, the aluminum base of the IPM may be deformed and cracks could occur in the internal insulating substrate.




Fig. 6-2 The measurement position of heat sink flatness

In order to obtain effective heat dissipation, apply thermal compound with good thermal conductivity uniformly with thickness of approximately +100um~+200um to the contact surface between the IPM and heat sink.

The recommended thermal compound is G-747 by Shin-Etsu Silicone, and the application quantity is about 0.35g.



## 3. Spacer Position

When fixing the IPM using a resin spacer or metal spacer between the PCB and the IPM, such as during soldering, it is recommended to support the IPM at the shaded area as shown in Fig. 6-3.




Fig. 6-3 Recommended spacer position



## 4. Cooler (Heat Sink) Selection

- Please design the cooling body (heat sink) so that the IGBT virtual junction temperature does not exceed the maximum virtual junction temperature  $T_{vj}$  for safe operation even during abnormal conditions such as overload.
- Operation of the IGBT at a temperature higher than the maximum virtual junction temperature  $T_{vj}$  might cause damage to the chip. In IPM, when the IGBT chip temperature exceeds  $T_{vj}$ , the overheating protection function operates. However if the temperature rises rapidly, the chip might not be protected.
- ullet Similarly, please make sure that the FWD chip temperature does not exceed the  $T_{
  m vi}$  too.
- When selecting a cooling body (heat sink), please verify the chip temperature by measuring at the position shown in Figure 2-3.

Please refer to Chapter 6, Section 2 and the following document for more details about thermal design: "FUJI IGBT MODULES APPLICATION MANUAL (RH984e)"

#### Contents:

- · Power dissipation loss calculation
- Selecting heat sinks
- · Heat sink mounting precautions
- Troubleshooting



# Chapter 7 Notes

1. Precautions for Use	7-2
2. Precautions for Handling and Storage	7-3
3. Notice	7-4



### 1. Precautions for Use

- Use this IPM within the absolute maximum ratings (voltage, current, temperature, etc.). This IPM might be destroyed if used beyond the absolute maximum ratings.
- Please refer to this application manual for detailed information on usage, PCB layout, mounting instruction, etc.
- The equipment containing IPM should have adequate fuses or circuit breakers to prevent the equipment from causing secondary destruction (ex. fire, explosion etc.)
- Check that the turn-off voltage and current are within the RBSOA specifications.
- When designing, consider the rise in package temperature, virtual junction temperature, and lead terminal temperature, and confirm that they are within the absolute maximum ratings.
- This IPM is made from incombustible material. However, if the IPM breaks down, it may emit smoke
  or fire. The IPM may become hot during operation. Thus when operating in places with flammable
  or combustible materials, or in places where heat is generated, smoke or fire may occur. Please
  take measures to prevent the spread of fire.
- Do not touch the product terminals or package directly during operation or while power is being supplied in order to avoid electric shock or burns.
- Connect an appropriate ceramic capacitor close to VCCH(U) and COM, VCCH(V) and COM,
   VCCH(W) and COM, and VCCL and COM terminals so that high frequency noise such as switching noise is not directly applied to VCCH(U), VCCH(V), VCCH(W) and VCCL terminals.
- If noise is applied to the control terminal, the IPM may malfunction. Please make sure that unstable operation or malfunction due to noise does not occur.
- If V<sub>B(U)</sub>, V<sub>B(V)</sub> or V<sub>B(V)</sub> falls below V<sub>B(off)</sub> due to noise, etc., the corresponding high-side IGBT may turn-off. Connect an appropriate ceramic capacitor between VB(U) and VS(U), VB(V) and VS(V), VB(W) and VS(W) terminals.
- The input signal voltage must exceeds the threshold voltage.
- If excessive static electricity is applied to the control terminals, the IPM may be damaged. Implement some countermeasures against static electricity.
- When handling the IPM, hold it by the case (package body) without touching the lead terminals.
- · We recommend that you handle the IPM on a grounded conductive floor and table mat.
- Before touching the IPM terminals, discharge static electricity from your body and clothes by grounding through a high resistance of about  $1M\Omega$ .
- When soldering, ground the soldering iron or solder bath to prevent the leakage voltage being applied to the product.
- Do not apply mechanical stress that may deform the terminals.
- Use this IPM within it's reliability and lifetime. If used beyond the reliability lifetime, the IPM may be destroyed before the target lifetime of the equipment.



### 2. Precautions for Handling and Storage

- The lifetime of semiconductor products is not permanent. Please consider the semiconductor's thermal fatigue caused by temperature cycle due to self-generated heat, and use the product within the  $\Delta T_{\rm vj}$  power cycle lifetime and  $\Delta T_{\rm c}$  power cycle lifetime. The  $\Delta T_{\rm c}$  power cycle depends on the changes on the case temperature ( $T_{\rm c}$ ) and is affected by the cooling conditions. Therefore, design and verify the heat generation and cooling conditions of semiconductor products in consideration of the target lifetime of the equipment.
- Do not use the IPM in an environment containing acids, organic substances, corrosive gases
  (hydrogen sulfide, sulfurous acid gas, etc.) and corrosive liquids (cutting fluid, etc.), as the IPM may
  oxidize or corrode and cause failures.
- · The IPM is not designed for continuous use in high temperature and high humidity environment.
- The IPM is not radiation proof. Avoid using it in environments where radiation is received or in high altitudes.
- In environment with rapid temperature changes, condensation may occur which may affect the operation and appearance of the IPM.
- When designing for a new equipment, obtain the latest specifications and application notes and check the data.
- Store the product in an environment temperature of 5~35°C and humidity of 45 to 75% RH. If the storage area is very dry, a humidifier may be required. In such case, use only deionized or boiled water because the chlorine in tap water can corrode the terminals.
- It is necessary to prevent external pressure from being applied to the IPM during storage. Even
  when the IPM is stored in packing box, avoid stacking that may cause deformation of the packing
  box.
- Store the IPM with the lead terminals unprocessed. This is to avoid rust and other defects that may occur during processing, resulting in poor soldering.
- Use a non-static or conductive container or bag to store the IPM.
- · Under the above storage conditions, use the IPM within one year.



### 3. Notice

- (1) This content is subject to change without notice due to changes in product specifications or for other reasons. In case of using a product described in this document, please obtain the latest specification and check the data.
- (2) Do not use the product described in this specification for the following applications.

  Aerospace equipment, airborne equipment, nuclear power control equipment, submarine relay equipment, medical equipment, etc.
- (3) The product described in this application manual are intended for use in general electronic equipment (such as compressor motor drive for air conditioner, fan motor drive for air conditioner). If you intend to use the product for a special purpose, please contact Fuji Electric Co., Ltd. or its sales representative before designing.
- (4) Fuji Electric Co., Ltd. is constantly striving to improve product quality and reliability. However, semiconductor products can fail with a certain probability. Take measures to ensure safety, such as redundant design, fire prevention design, and malfunction prevention design, so that failure of Fuji Electric's semiconductor products does not result in damage to property or other social damages due to personal injury, fire, etc.,
- (5) If the IPM is used outside the range described in this application note, we cannot guarantee it. If a phenomenon outside the scope of this specification occurs using IPM, please contact Fuji Electric.
- (6) If you have any questions or any unclear matter in this specification and the application note, please contact Fuji Electric Co., Ltd. or its sales agencies. Neither Fuji Electric Co., Ltd. nor its agencies shall be liable for any injury or damage caused by any use of the products not in accordance with instruction set forth herein.
- (7) The application examples described in this specification only explain typical ones that used Fuji Electric's semiconductor products. This specification never ensure to enforce the industrial property and other rights, nor license the enforcement rights.
- (8) No copying or reproduction of this document, in part or in whole, is permitted without the consent of Fuji Electric Co., Ltd.