Chapter 7

Gate Drive circuit Design

<table>
<thead>
<tr>
<th>CONTENTS</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 IGBT drive conditions and main characteristics</td>
<td>7-2</td>
</tr>
<tr>
<td>2 Drive current</td>
<td>7-5</td>
</tr>
<tr>
<td>3 Setting dead-time</td>
<td>7-7</td>
</tr>
<tr>
<td>4 Concrete examples of drive circuits</td>
<td>7-9</td>
</tr>
<tr>
<td>5 Drive circuit setting and actual implementation</td>
<td>7-10</td>
</tr>
</tbody>
</table>

This section explains the drive circuit design.

In order to maximize the performance of an IGBT, it is important to properly set the drive circuit constants.
1  IGBT drive conditions and main characteristics

IGBT drive conditions and main characteristics are shown below. An IGBT’s main characteristics change according to the values of VGE and RG, so it is important to use settings appropriate for the intended use of the equipment in which it will be installed.

<table>
<thead>
<tr>
<th>Main characteristics</th>
<th>+VGE rise</th>
<th>−VGE rise</th>
<th>R_{G\ (ON)} rise</th>
<th>R_{G\ (OFF)} rise</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{CE(sat)}</td>
<td>Fall</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>t_{on}</td>
<td>Fall</td>
<td>-</td>
<td>Rise</td>
<td>-</td>
</tr>
<tr>
<td>E_{on}</td>
<td>-</td>
<td>Fall</td>
<td>Rise</td>
<td>Rise</td>
</tr>
<tr>
<td>Turn-on surge voltage</td>
<td>Rise</td>
<td>-</td>
<td>Fall</td>
<td>-</td>
</tr>
<tr>
<td>Turn-off surge voltage</td>
<td>-</td>
<td>Rise</td>
<td>-</td>
<td>Fall *1</td>
</tr>
<tr>
<td>dv/dt malfunction</td>
<td>Rise</td>
<td>Fall</td>
<td>Fall</td>
<td>Fall</td>
</tr>
<tr>
<td>Current limit value</td>
<td>Rise</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Short circuit withstand capability</td>
<td>Fall</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Radiational EMI noise</td>
<td>Rise</td>
<td>-</td>
<td>Fall</td>
<td>Fall</td>
</tr>
</tbody>
</table>

*1: Dependence of surge voltage on gate resistance is different for each series

1.1  +V_{GE} (On state)

A recommended the gate on state voltage value (+ V_{GE}) is +15V. Notes when + V_{GE} is designed are shown as follows.

(1) Set +V_{GE} so that it remains under the maximum rated G-E voltage, V_{GES} =±20V.
(2) It is recommended that supply voltage fluctuations are kept to within ±10%.
(3) The on-state C-E saturation voltage V_{GE(sat)} is inversely dependent on +V_{GE}, so the greater the +V_{GE} the smaller the V_{GE(sat)}.
(4) Turn-on switching time and switching loss grow smaller as +V_{GE} rises.
(5) At turn-on (at FWD reverse recovery), the higher the +V_{GE} the greater the likelihood of surge voltages in opposing arms.
(6) Even while the IGBT is in the off-state, there may be malfunctions caused by the dv/dt of the FWD’s reverse recovery and a pulse collector current may cause unnecessary heat generation. This phenomenon is called a dv/dt shoot through and becomes more likely to occur as +V_{GE} rises.
(7) In V and U series IGBTs, the higher the +V_{GE}, the higher the current limit becomes.
(8) The greater the +V_{GE} the smaller the short circuit withstand capability.
1.2 \(-V_{GE}\) (Off state)

A recommended the gate reverse bias voltage value \((-V_{GE})\) is \(-5\) to \(-15\) V. Notes when \(-V_{GE}\) is designed are shown as follows.

1. Set \(-V_{GE}\) so that it remains under the maximum rated G-E voltage, \(V_{GES} = \pm 20\) V.
2. It is recommended that supply voltage fluctuations are kept to within \(\pm 10\)%.
3. IGBT turn-off characteristics are heavily dependent on \(-V_{GE}\), especially when the collector current is just beginning to switch off. Consequently, the greater the \(-V_{GE}\), the shorter, the switching time and the switching loss become smaller.
4. If the \(-V_{GE}\) is too small, dv/dt shoot through currents may occur, so at least set it to a value greater than \(-5\) V. If the gate wiring is long, then it is especially important to pay attention to this.

1.3 \(R_G\) (Gate resistance)

Gate resistance \(R_G\) listed in the product specification sheets is the value on the condition so as to decrease the switching losses. So, you must select the optimal \(R_G\) according to the circuit or operating condition. Notes when \(R_G\) is designed are shown as follows.

1. The switching characteristics of both turn-on and turn-off are dependent on the value of \(R_G\), and therefore the greater the \(R_G\), the longer the switching time and the greater the switching loss. Also, as \(R_G\) increases, the surge voltage during switching becomes smaller.
2. The greater the \(R_G\), the more unlikely a dv/dt shoot through current becomes.
3. Various switching characteristics are varied for stray inductance. Especially, spike voltages when IGBTs are turned off or FWDs are recovered reversibly are influenced on the stray inductance. Therefore, \(RG\) need to be designed on the lower stray inductance condition.

Select the most suitable gate drive conditions while paying attention to the above points of interdependence.

1.4 avoid the unexpected turn-on by recovery dv/dt

In this section, the way to avoid the unexpected IGBT turn-on by dv/dt at the FWD’s reverse recovery will be described.

Fig. 7-1 shows the principle of unexpected turn-on caused by dv/dt at reverse recovery. In this figure, it is assumed that IGBT1 is turned off on and gate to emitter voltage \(V_{GE}\) of IGBT2 is negative biased. In this condition, when IGBT1 get turned on from off-state, FWD on its opposite arm, that is, reverse recovery of FWD2 is occurred. At same time, voltage of IGBT2 and FWD2 with off-state is raised. This causes the dv/dt according to switching time of IGBT1.

Because IGBT1 and 2 have the mirror capacitance \(C_{GC}\), Current is generated by dv/dt through \(C_{GC}\). This current is expressed by \(C_{GC} \times dv/dt\). This current is flowed through the gate resistance \(R_G\), results in increasing the gate potential. So, \(V_{GE}\) is generated between gate to emitter. If \(V_{GE}\) is excess the sum of reverse biased
voltage and $V_{GE}(th)$, IGBT2 is turned on. Once IGBT2 is turned on, the short-circuit condition is happened, because both IGBT1 and 2 is under turned-on state.

From this principle, the methods to avoid the unexpected turn-on are shown in Fig.7-0-2. There are three methods, which are the $C_{GE}$ addition, increase of reverse bias voltage and increase of $R_G$.

![Diagram](image)

(a) additional $C_{ge}$  
(b) increase of $-V_{ge}$  
(c) increase of $RG$

**Fig. 7-2 Methods to avoid unexpected turn-on**

The method to add the $C_{GE}$ is the way to the decrease of unexpected turn-on current by sharing to $C_{GE}$. Sharing current charges and/or discharges the additional CGE. In order to charge and/or discharge the additional CGE, switching speed gets lower. Just only adding the CGE results in the increase switching losses. However, lower $R_G$ adding CGE at the same time can control switching speed. In other words, both adding the CGE and decreasing the RG can avoid the unexpected turn-on without increasing switching losses.

Driving higher $R_G$ can decrease $dV/dt$, results in soft-switching. However, it has the disadvantage of increase switching losses as well. Moreover, although the method to enlarge the reverse bias is also effective to avoid the unexpected turn-on, the quantity of the gate charge becomes larger.

From these viewpoints, adding the $C_{GE}$ is recommended to avoid unexpected turn-on. Recommended $C_{GE}$ is two times value on the specification sheet and Recommended $R_G$ is the half before adding $C_{GE}$. In this case, you must confirm the various characteristics.
2 Drive current

Since an IGBT has a MOS gate structure, to charge and discharge this gate when switching, it is necessary to make gate current (drive current) flow. Fig. 7-3 shows the gate charge (dynamic input) characteristics. These gate charge dynamic input characteristics show the electric load necessary to drive the IGBT and are used to calculate values like average drive voltage and the driving electric power. Fig. 7-4 shows the circuit schematic as well as the voltage and current waveforms. In principle, a drive circuit has a forward bias power supply alternately switching back and forth using switch S1 and S2. During this switching, the current used to charge and discharge the gate, is the driven current. In Fig. 7-4, the area showing the current waveform (the hatched area) is equivalent to the gate charge from Fig. 7-3.

![Gate Drive Circuit Schematic](image)

**Fig. 7-3** Schematic waveform of gate charge characteristics (Dynamic input characteristics).

![Gate Drive Circuit Schematic](image)

**Fig. 7-4** Drive circuit schematic as well as voltage and current waveforms.
The drive current peak value $I_{GP}$ can be approximately calculated as follows:

$$I_{GP} = \frac{+V_{GE} + |-V_{GE}|}{R_G + R_g}$$

$+V_{GE}$: Forward bias supply voltage  
$-V_{GE}$: Reverse bias supply voltage  
$R_G$ : Drive circuit gate resistance  
$R_g$ : Module’s internal resistance

Internal gate resistance $R_g$ is various for each typename or series. Therefore, refer to application manual for application manual or technical data.

On the there hand, the average value of the drive current $I_G$, using the gate charge characteristics (Fig.7-3), can be calculated as follows:

$$+I_G = -I_G = f_c \times \left( |+Q_g| + |-Q_g| \right)$$

$f_c$ : Carrier frequency  
$Q_g$ : Gate charge from $0V$ to $+V_{GE}$  
$-Q_g$ : Gate charge from $-V_{GE}$ to $0V$

Consequently, it is important to set the output stage of the drive circuit in order to conduct this approximate current flow ($I_{GP}$, as well as $\pm I_G$).

Furthermore, if the power dissipation loss of the drive circuit is completely consumed by the gate resistance, then the drive power ($P_d$) necessary to drive the IGBT is shown in the following formula:

$$P_d(on) = f_c \cdot \left[ \frac{1}{2} \left( \left| +Q_g \right| + \left| -Q_g \right| \right) \cdot \left( \left| +V_{GE} \right| + \left| -V_{GE} \right| \right) \right]$$

$$P_d(off) = P_d(on)$$

$$P_d = P_d(off) + P_d(on)$$

$$= f_c \cdot \left( \left| +Q_g \right| + \left| -Q_g \right| \right) \cdot \left( \left| +V_{GE} \right| + \left| -V_{GE} \right| \right)$$

Accordingly, a gate resistance is necessary that can charge this approximate capacity.  
Be sure to design the drive circuit so that the above-mentioned drive current and drive power can be properly supplied.
Chapter 7  Gate Drive circuit Design

### Setting dead-time

For inverter circuits and the like, it is necessary to set an on-off timing “delay” (dead time) in order to prevent short circuits. During the dead time, both the upper and lower arms are in the “off” state. Basically, the dead time (see Fig.7-5) needs to be set longer than the IGBT switching time (toff max.).

For example, if RG is increased, switching time also becomes longer, so it would be necessary to lengthen dead time as well. Also, it is necessary to consider other drive conditions and the temperature characteristics.

It is important to be careful with dead times that are too short, because in the event of a short circuit in the upper or lower arms, the heat generated by the short circuit current may destroy the module.

Therefore, the dead time of more than 3usec would be recommended for IGBT modules. However, appropriate dead time should be settled by the confirmation of practical machine.

![Dead time timing chart](image)

Fig. 7-5  Dead time timing chart.
One method of judging whether or not the dead time setting is sufficient or not, is to check the current of a no-load DC supply line.

In the case of a 3-phase inverter (as shown in Fig.7-4), set the inverter’s outputs to open, then apply a normal input signal, and finally measures the DC line current. A very small pulse current (dv/dt current leaving out the module’s Miller Capacitance: about 5% of the normal rated current) will be observed, even if the dead time is long enough.

However, if the dead time is insufficient, then there will be a short circuit current flow much larger than this. In this case, keep increasing the dead time until the short circuit current disappears. Also, for the same reasons stated above, we recommend testing at high temperatures.

![Current detection diagram](image)

**Fig. 7-6** Current detection methods for short circuit caused by insufficient dead time.
Concrete examples of drive circuits

For inverter circuits and the like, it is necessary to electrically isolate the IGBT from the control circuit. An example of a drive circuit using this principle, is shown below.

Fig.7-7 shows an example of a drive circuit using a high speed opto-coupler. By using the opto-coupler, the input signal and the module are isolated from each other. Also, since the opto-coupler does not limit the output pulse width, it is suitable for changing pulse widths or PWM controllers, to wide ranges. It is currently the most widely used.

Furthermore, this way the turn-on and turn-off characteristics determined by gate resistance can be set separately, so it commonly used to ensure the best settings.

Aside from the above, there is also a signal isolation method using a pulse transformer. With this method the signal as well as the gate drive power can both be supplied simultaneously from the signal side, thereby allowing circuit simplification. However, this method has the limitations of an on/(off+on) time ratio of max. 50%, and reverse bias cannot be set, so its usefulness as a control method and switching frequency regulator is limited.
Drive circuit setting and actual implementation

5.1 Opto-coupler noise ruggedness
As IGBTs are high speed switching elements, it is necessary to select an opto-coupler for drive circuit that has a high noise ruggedness (e.g. HCPL4504). Also, to prevent malfunctions, make sure that the wiring from different sides doesn’t cross. Furthermore, in order to make full use of the IGBT’s a high speed switching capabilities, we recommend using a opto-coupler with a short signal transmission delay.

5.2 Wiring between drive circuit and IGBT
If the wiring between the drive circuit and the IGBT is long, the IGBT may malfunction due to gate signal oscillation or induced noise. A countermeasure for this is shown below in Fig.7-8.

(1) Make the drive circuit wiring as short as possible and finely twist the gate and emitter wiring. (Twist wiring)
(2) Increase RG. However, pay attention to switching time and switching loss.
(3) Separate the gate wiring and IGBT control circuit wiring as much as possible, and set the layout so that they cross each other (in order to avoid mutual induction).
(4) Do not bundle together the gate wiring or other phases.

*RGE
If the gate circuit is bad or if the gate circuit is not operating (gate in open state)*2 and a voltage is applied to the power circuit, the IGBT may be destroyed. In order to prevent this destruction, we recommend placing a 10kΩ resistance RGE between the gate and emitter.

*2 Switch-on
When powering up, first switch on the gate circuit power supply and then when it is fully operational, switch on the main circuit power supply.

5.3 Gate overvoltage protection
It is necessary that IGBT modules, like other MOS based elements, are sufficiently protected against static electricity. Also, since the G-E absolute maximum rated voltage is ±20V, if there is a possibility that a voltage greater than this may be applied, then as a protective measure it is necessary to connect a zener diode between the gate and emitter as shown in Fig.7-9.
1. This Catalog contains the product specifications, characteristics, data, materials, and structures as of October 2016. The contents are subject to change without notice for specification changes or other reasons. When using a product listed in this Catalog, be sure to obtain the latest specifications.

2. All applications described in this Catalog exemplify the use of Fuji's products for your reference only. No right or license, either express or implied, under any patent, copyright, trade secret or other intellectual property right owned by Fuji Electric Co., Ltd. is (or shall be deemed) granted. Fuji Electric Co., Ltd. makes no representation or warranty, whether express or implied, relating to the infringement or alleged infringement of other's intellectual property rights which may arise from the use of the applications described herein.

3. Although Fuji Electric Co., Ltd. is enhancing product quality and reliability, a small percentage of semiconductor products may become faulty. When using Fuji Electric semiconductor products in your equipment, you are requested to take adequate safety measures to prevent the equipment from causing a physical injury, fire, or other problem if any of the products become faulty. It is recommended to make your design failsafe, flame retardant, and free of malfunction.

4. The products introduced in this Catalog are intended for use in the following electronic and electrical equipment which has normal reliability requirements.
   - Computers
   - OA equipment
   - Communications equipment (terminal devices)
   - Measurement equipment
   - Machine tools
   - Audiovisual equipment
   - Electrical home appliances
   - Personal equipment
   - Industrial robots etc.

5. If you need to use a product in this Catalog for equipment requiring higher reliability than normal, such as for the equipment listed below, it is imperative to contact Fuji Electric Co., Ltd. to obtain prior approval. When using these products for such equipment, take adequate measures such as a backup system to prevent the equipment from malfunctioning even if a Fuji's product incorporated in the equipment becomes faulty.
   - Transportation equipment (mounted on cars and ships)
   - Trunk communications equipment
   - Traffic-signal control equipment
   - Gas leakage detectors with an auto-shut-off feature
   - Emergency equipment for responding to disasters and anti-burglary devices
   - Safety devices
   - Medical equipment

6. Do not use products in this Catalog for the equipment requiring strict reliability such as the following and equivalents to strategic equipment (without limitation).
   - Space equipment
   - Aeronautical equipment
   - Nuclear control equipment
   - Submarine repeater equipment

7. Copyright ©1996-2011 by Fuji Electric Co., Ltd. All rights reserved. No part of this Catalog may be reproduced in any form or by any means without the express permission of Fuji Electric Co., Ltd.

8. If you have any question about any portion in this Catalog, ask Fuji Electric Co., Ltd. or its sales agents before using the product. Neither Fuji Electric Co., Ltd. nor its agents shall be liable for any injury caused by any use of the products not in accordance with instructions set forth herein.